summaryrefslogtreecommitdiffstats
path: root/translated_examples
Commit message (Expand)AuthorAgeFilesLines
* Experimental support of exponentiationRodrigo Alejandro Melo2017-11-211-0/+4
* Adding support for while loopLarry Doolittle2017-11-201-0/+26
* Simple fix to genericmap exampleLarry Doolittle2017-11-181-2/+2
* Fix capitalization of iverilogLarry Doolittle2017-11-171-1/+1
* Modified the Makefile to run GHDl and iVerilog always but only if installedRodrigo Alejandro Melo2017-11-171-0/+14
* Removed extra parentheses when parentheses are usedRodrigo Alejandro Melo2017-11-172-2/+2
* Removed unuseful parenthesesRodrigo Alejandro Melo2017-11-178-39/+39
* Parentheses were removed for CONVFUNC_1 (ex. to_integer)Rodrigo Alejandro Melo2017-11-171-2/+2
* Added (partial) support for to_integer functionRodrigo Alejandro Melo2017-11-161-2/+2
* Changes on genericmap due to unsupported port assignmentRodrigo Alejandro Melo2017-11-161-2/+2
* Changes on translated_examples (dsp and ifchain2) due to previous changes in ...Rodrigo Alejandro Melo2017-11-162-2/+2
* Squelch some trailing whitespaceLarry Doolittle2017-11-121-4/+4
* Rework some examples so resulting Verilog compilesLarry Doolittle2017-11-104-4/+83
* New make target: verilogcheckLarry Doolittle2017-11-102-0/+25
* New rem before END PROCESSLarry Doolittle2017-11-101-0/+36
* Experiment with OTHERS logicLarry Doolittle2017-11-091-0/+16
* Fixes in examples and translated examples to avoid some complains of iVerilogRodrigo Alejandro Melo2017-02-194-8/+7
* Promoted unsupported BASED NUMBER from warning to errorRodrigo Alejandro Melo2017-02-191-1/+1
* Modified to use ',' to separate sensitivity list in verilog 2001Rodrigo Alejandro Melo2017-02-177-19/+19
* Changed translated_examples due that Verilog 2001 is now the defaultRodrigo Alejandro Melo2017-02-1713-455/+162
* Added command line option --quietRodrigo Alejandro Melo2017-02-1713-273/+0
* Added analysis of examples with GHDLRodrigo Alejandro Melo2017-02-145-14/+14
* Added scientific notation supports for integers and floatsRodrigo Alejandro Melo2017-02-091-0/+36
* Space deleted in the <size>'<radix><number> notationRodrigo Alejandro Melo2017-02-0911-246/+246
* vhd2vl-2.5Larry Doolittle2015-09-2012-24/+24
* vhd2vl-2.4Larry Doolittle2015-09-2012-68/+107
* vhd2vl-2.3Larry Doolittle2015-09-2012-22/+244
* vhd2vl-2.2Larry Doolittle2015-09-2011-0/+1727
OpenPOWER on IntegriCloud