summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/R600/SIISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* R600/SI: Set correct number of user sgprs for HSA runtimeTom Stellard2014-12-021-1/+4
* R600/SI: Set the ATC bit on all resource descriptors for the HSA runtimeTom Stellard2014-12-021-3/+7
* R600/SI: Fix assertion on sign extend of 3 vectorsMatt Arsenault2014-11-281-2/+2
* R600/SI: Emit s_mov_b32 m0, -1 before every DS instructionTom Stellard2014-11-211-1/+1
* R600/SI: Make sure resource descriptors are always stored in SGPRsTom Stellard2014-11-181-2/+2
* Convert some EVTs to MVTs where only a SimpleValueType is needed.Craig Topper2014-11-161-1/+1
* R600/SI: Combine min3/max3 instructionsMatt Arsenault2014-11-141-0/+68
* R600/SI: Use S_BFE_I64 for 64-bit sext_inregMatt Arsenault2014-11-141-2/+1
* R600/SI: Get rid of FCLAMP_SI pseudoMatt Arsenault2014-11-131-14/+0
* R600/SI: Move all rsrc building functions to SIISelLoweringMatt Arsenault2014-11-051-0/+44
* R600/SI: Remove SI_ADDR64_RSRCMatt Arsenault2014-11-051-29/+54
* R600/SI: Use REG_SEQUENCE instead of INSERT_SUBREGsMatt Arsenault2014-11-021-1/+2
* Add minnum / maxnum codegenMatt Arsenault2014-10-211-0/+5
* R600/SI: Add pattern for bswapMatt Arsenault2014-10-211-0/+9
* R600/SI: Remove SI_BUFFER_RSRC pseudoMatt Arsenault2014-10-171-30/+0
* Reapply "R600: Add new intrinsic to read work dimensions"Jan Vesely2014-10-141-2/+9
* Revert "R600: Add new intrinsic to read work dimensions"Rafael Espindola2014-10-141-9/+2
* R600: Add new intrinsic to read work dimensionsJan Vesely2014-10-141-2/+9
* R600/SI: Legalize CopyToReg during instruction selectionTom Stellard2014-10-091-14/+12
* R600/SI: Legalize INSERT_SUBREG instructions during PostISelFoldingTom Stellard2014-10-091-0/+29
* R600/SI: Custom lower f64 -> i64 conversionsMatt Arsenault2014-10-031-3/+0
* R600/SI: Also fix fsub + fadd a, a to mad combinesMatt Arsenault2014-09-291-0/+22
* R600/SI: Fix using mad with multiplies by 2Matt Arsenault2014-09-291-0/+35
* R600/SI: Partially move operand legalization to post-isel hook.Matt Arsenault2014-09-261-58/+8
* R600/SI: Remove apparently dead code in legalizeOperandsMatt Arsenault2014-09-261-8/+0
* R600/SI: Clean up checks for legality of immediate operandsTom Stellard2014-09-231-11/+34
* R600/SI: Add enums for some hard-coded valuesTom Stellard2014-09-221-25/+55
* R600/SI: Remove promotion of instructions to e64 forms.Matt Arsenault2014-09-171-57/+5
* R600/SI: Fix losing chain when fixing reg class of loads.Matt Arsenault2014-09-101-6/+14
* R600/SI: Fix assertion from copying a TargetGlobalAddressMatt Arsenault2014-09-081-1/+2
* R600/SI: Replace LDS atomics with no return versionsMatt Arsenault2014-09-081-18/+30
* R600/SI: Use mad for fsub + fmulMatt Arsenault2014-08-291-0/+37
* Use BitVector instead of int in R600 SIISelLowering.Alexey Samsonov2014-08-271-3/+4
* R600/SI: Wrap local memory pointer in AssertZExt on SITom Stellard2014-08-221-0/+12
* R600/SI: Make sure SCRATCH_WAVE_OFFSET is added as Live-In to the functionTom Stellard2014-08-211-7/+0
* Silencing an MSVC warning about loop variable conflicting with a variable fro...Aaron Ballman2014-08-181-1/+1
* R600/SI: Move all fabs / fneg handling to patternsMatt Arsenault2014-08-151-89/+0
* R600/SI: Use source modifiers for f64 fnegMatt Arsenault2014-08-151-4/+28
* R600/SI: Use source modifier for f64 fabsMatt Arsenault2014-08-151-1/+29
* R600/SI: Fix offset folding in some cases with shifted pointers.Matt Arsenault2014-08-151-1/+108
* R600/SI: Implement isLegalAddressingModeMatt Arsenault2014-08-151-0/+43
* R600/SI: Custom lower CONCAT_VECTORSTom Stellard2014-08-091-1/+3
* Remove the target machine from CCState. Previously it was only usedEric Christopher2014-08-061-2/+2
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-27/+26
* R600/SI: Fix formatting.Matt Arsenault2014-08-021-22/+28
* [SDAG] MorphNodeTo recursively deletes dead operands of the oldChandler Carruth2014-08-011-1/+3
* R600/SI: Do abs/neg folding with ComplexPatternsTom Stellard2014-08-011-25/+7
* R600/SI: Implement getOptimalMemOpTypeMatt Arsenault2014-07-281-0/+20
* R600/SI: Make argument loads invariantMatt Arsenault2014-07-281-9/+17
* Add alignment value to allowsUnalignedMemoryAccessMatt Arsenault2014-07-271-8/+10
OpenPOWER on IntegriCloud