summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
Commit message (Expand)AuthorAgeFilesLines
* Clean up for p10 porting dependency errorsAndre Marin2019-10-161-12/+0
* Update exp_draminit to read values from attributesSharath Manjunath2019-03-071-3/+3
* Updates MCA write and read timingsStephen Glancy2019-02-131-0/+28
* Updates MWD_COARSE to run multiple patternsStephen Glancy2019-02-051-0/+13
* P9: NVDIMM SBE Support to Trigger Catastrophic SaveTsung Yeung2019-01-181-1/+19
* Fixes LRDIMM eff_config bugsStephen Glancy2018-11-051-0/+60
* Removes unused attribute accessorsStephen Glancy2018-10-041-91/+0
* Default DDR4-2933 to 2666Tsung Yeung2018-06-291-1/+2
* Updates the training advanced algorithmStephen Glancy2018-06-211-2/+28
* Change ATTR_MSS_WR_VREF_OFFSET to be override-onlyDan Crowell2018-01-241-1/+3
* Updates custom RD CTR patternStephen Glancy2018-01-131-4/+4
* Updates training advanced and adds custom WR CTRStephen Glancy2018-01-131-4/+26
* Updates WR VREF for characterization resultsStephen Glancy2018-01-131-1/+14
* Add Write CRC attributes to xml and eff_dimmAndre Marin2017-09-251-0/+15
* Disabled Training Advance in simJacob Harvey2017-09-131-2/+0
* Implementing draminit_training_advJacob Harvey2017-08-291-7/+41
* Add in L1 draminit_training_adv filesJacob Harvey2017-08-221-0/+19
* Improve description of ATTR_EFF_RANK_GROUP_OVERRIDELouis Stermole2017-08-181-5/+13
* Remove ZQCAL redundant CCS inst, move to draminit_trainingAndre Marin2017-05-251-14/+30
* Add PHY sequencer refresh settings after draminitAndre Marin2017-05-121-0/+16
* Fix up setup_cal and vref attrsJacob Harvey2017-04-171-0/+15
* Disable RTT_WR during WR_LEVEL cal step, and set equivalent terminationsLouis Stermole2017-03-151-0/+16
* Add attribute ATTR_EFF_RANK_GROUP_OVERRIDELouis Stermole2017-02-271-0/+17
* Fixing raw card setting for DIMMsJacob Harvey2017-02-211-14/+14
* Updates MCBIST for dual-drop systemsStephen Glancy2017-02-101-0/+15
* Disabling temp_refresh_modeJacob Harvey2017-02-101-19/+0
* Add MSS customization support from CRP0 Lx MVPDJoe McGill2017-01-041-2/+16
* Move MRS attributes to eff_config to calc LRDIMMsJacob Harvey2017-01-031-1/+47
* Add read cmd, precharge all cmd, and read cmd CCS instruction and unit testsAndre Marin2017-01-031-1/+1
* Fixing bulk_pwr_throttles calculationsJacob Harvey2016-12-051-1/+14
* Add LRDIMM to translation register infrastructure and unit tests.Andre Marin2016-11-141-19/+28
* Enable read VREF calibrationBrian Silver2016-11-091-1/+1
* Add DP16 workarounds for Nimbus DD1.0Brian Silver2016-11-081-0/+36
* Implement L2 eff_config_thermal, bulk_pwr_throttleJacob Harvey2016-11-011-4/+19
* Fixed CL and timing bugs, unit test augmentationsStephen Glancy2016-10-311-9/+36
* Started implementation of bulk_pwr_throttlesJacob Harvey2016-10-271-58/+2
* Add disabled bit processing for DDR PHY initial calibrationBrian Silver2016-10-191-0/+15
* Change p9_mss_freq_system to write attributes, errors for CronusBrian Silver2016-09-301-16/+0
* Add an attribute to avoid the plug rules in partial good scenariosBrian Silver2016-09-291-0/+15
* Cleaned spd xml and Added module manufacturer infoJacob Harvey2016-09-291-11/+0
* Add bit field of master ranks attribute for PRDBrian Silver2016-09-151-0/+14
* Change PHY to use GPO, RLO, WLO from VPDBrian Silver2016-09-081-42/+0
* Modifying ATTRs for memory power thermalJacob Harvey2016-09-011-23/+55
* Implement MRW attributes; dram_clks, db_util, 2n_modeBrian Silver2016-08-301-15/+0
* Fix eff_config, remove custom_dimmJacob Harvey2016-08-301-39/+2
* Fixed eff_config attr generationStephen Glancy2016-08-221-1/+1
* Adding defaults for DRAM dll_reset and dll_enableLouis Stermole2016-08-221-1/+2
* Changes related to RTT VPD settingsBrian Silver2016-08-121-61/+1
* Add consumption of IBT from VPD and place in RCD7xBrian Silver2016-08-121-19/+0
* Change ODT R/W to take values from VPDBrian Silver2016-08-121-32/+0
OpenPOWER on IntegriCloud