summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
diff options
context:
space:
mode:
authorBrian Silver <bsilver@us.ibm.com>2016-10-17 15:29:08 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2016-10-19 09:22:06 -0400
commit1330c90eed234892af49c00bfff35c4b379eed9c (patch)
treea1250e72edca316945535d0fb31dd78c5de8c856 /src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
parent205723945f242a3085b76eddfeba467e88102eca (diff)
downloadtalos-hostboot-1330c90eed234892af49c00bfff35c4b379eed9c.tar.gz
talos-hostboot-1330c90eed234892af49c00bfff35c4b379eed9c.zip
Add disabled bit processing for DDR PHY initial calibration
Change-Id: I5d177529dd61cc59cb89ded524698841260bef22 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31367 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31370 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml')
-rw-r--r--src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml15
1 files changed, 15 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
index 14c667738..155a02270 100644
--- a/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
+++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_mcs_attributes.xml
@@ -1990,6 +1990,21 @@
</attribute>
<attribute>
+ <id>ATTR_MSS_CAL_ABORT_ON_ERROR</id>
+ <targetType>TARGET_TYPE_SYSTEM</targetType>
+ <description>
+ Whether or not to abort on the first DDR PHY calibration error.
+ Firmware should always have this set to NO. YES can be used in the
+ lab for troubleshooting, screening, etc.
+ </description>
+ <initToZero></initToZero>
+ <valueType>uint8</valueType>
+ <writeable/>
+ <enum>NO = 0, YES = 1</enum>
+ <mssAccessorName>cal_abort_on_error</mssAccessorName>
+ </attribute>
+
+ <attribute>
<id>ATTR_MSS_SLEW_RATE_DATA</id>
<targetType>TARGET_TYPE_MCS</targetType>
<description>
OpenPOWER on IntegriCloud