summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Thumb2: favor R4-R7 over R12/LR in allocation order when opt for minsizeOliver Stannard2019-07-031-1/+1
* [SimplifyCFG] Avoid quadratic on a predecessors number behavior in instructio...Michael Zolotukhin2017-12-211-2/+2
* [SimplifyCFG] Rewrite SinkThenElseCodeToEndJames Molloy2016-08-221-1/+1
* Revert "[SimplifyCFG] Rewrite SinkThenElseCodeToEnd"James Molloy2016-08-221-1/+1
* [SimplifyCFG] Rewrite SinkThenElseCodeToEndJames Molloy2016-08-221-1/+1
* Revert "[SimplifyCFG] Rewrite SinkThenElseCodeToEnd"Reid Kleckner2016-08-191-1/+1
* [SimplifyCFG] Rewrite SinkThenElseCodeToEndJames Molloy2016-08-191-1/+1
* Revert "[SimplifyCFG] Rewrite SinkThenElseCodeToEnd"Reid Kleckner2016-08-151-1/+1
* [SimplifyCFG] Rewrite SinkThenElseCodeToEndJames Molloy2016-08-151-1/+1
* ARM: Enable MachineScheduler and disable PostRAScheduler for swift.Matthias Braun2015-07-171-8/+8
* Revert "ARM: Enable MachineScheduler and disable PostRAScheduler for swift."Adam Nemet2015-07-171-8/+8
* ARM: Enable MachineScheduler and disable PostRAScheduler for swift.Matthias Braun2015-07-171-8/+8
* [opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie2015-02-271-9/+9
* [opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie2015-02-271-13/+13
* Evict local live ranges if they can be reassigned.Andrew Trick2013-07-251-4/+2
* Allocate local registers in order for optimal coloring.Andrew Trick2013-07-251-2/+4
* Mass update to CodeGen tests to use CHECK-LABEL for labels corresponding to f...Stephen Lin2013-07-141-3/+3
* Add missing colons to check lines.Benjamin Kramer2013-04-111-1/+1
* Avoid high-latency false CPSR dependencies even for tMOVSi.Jakob Stoklund Olesen2013-04-041-0/+31
* Disable ARM partial flag dependency optimization at -OzQuentin Colombet2012-12-181-0/+34
* Add LLVM support for Swift.Bob Wilson2012-09-291-0/+1
* Thumb2 size reduction fix for tied operands of tMUL.Jim Grosbach2012-02-241-3/+3
* Avoid partial CPSR dependency from loop backedges. rdar://10357570Evan Cheng2011-10-271-2/+36
* Use regex to remove false dependencies on register allocation.Jim Grosbach2011-08-191-3/+3
* Update tests.Jim Grosbach2011-08-191-2/+2
* Avoid some 's' 16-bit instruction which partially update CPSRBob Wilson2011-04-191-0/+16
OpenPOWER on IntegriCloud