summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll
diff options
context:
space:
mode:
authorBob Wilson <bob.wilson@apple.com>2012-09-29 21:43:49 +0000
committerBob Wilson <bob.wilson@apple.com>2012-09-29 21:43:49 +0000
commite8a549cd92719d14845beb5aac8fc50fe2cd21db (patch)
tree4fb3d1d3fb2cc62abce6b41fbbb65271f535ea34 /llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll
parent63605ef378851849b8ca967477e8b209284af481 (diff)
downloadbcm5719-llvm-e8a549cd92719d14845beb5aac8fc50fe2cd21db.tar.gz
bcm5719-llvm-e8a549cd92719d14845beb5aac8fc50fe2cd21db.zip
Add LLVM support for Swift.
llvm-svn: 164899
Diffstat (limited to 'llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll')
-rw-r--r--llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll b/llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll
index 1b385ab79c4..96e83dd88e9 100644
--- a/llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll
+++ b/llvm/test/CodeGen/ARM/avoid-cpsr-rmw.ll
@@ -1,4 +1,5 @@
; RUN: llc < %s -mtriple=thumbv7-apple-darwin -mcpu=cortex-a9 | FileCheck %s
+; RUN: llc < %s -mtriple=thumbv7-apple-darwin -mcpu=swift | FileCheck %s
; Avoid some 's' 16-bit instruction which partially update CPSR (and add false
; dependency) when it isn't dependent on last CPSR defining instruction.
; rdar://8928208
OpenPOWER on IntegriCloud