summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86][SSE] Replace insert_vector_elt(vec, -1, idx) with shuffleSimon Pilgrim2017-02-051-8/+12
* [X86] In LowerTRUNCATE, create an ISD::VECTOR_SHUFFLE instead of explicitly c...Craig Topper2017-02-051-25/+13
* [X86] Add support for folding (insert_subvector vec1, (extract_subvector vec2...Craig Topper2017-02-041-2/+25
* [X86] Simplify the code that turns INSERT_SUBVECTOR into BLENDI. NFCICraig Topper2017-02-041-19/+8
* [X86][SSE] Add support for combining scalar_to_vector(extract_vector_elt) int...Simon Pilgrim2017-02-031-0/+14
* [X86] Mark 256-bit and 512-bit INSERT_SUBVECTOR operations as legal and remov...Craig Topper2017-02-031-27/+6
* [X86] Avoid sorted order check in release buildsReid Kleckner2017-02-021-4/+6
* [X86] Move turning 256-bit INSERT_SUBVECTORS into BLENDI from legalize to DAG...Craig Topper2017-02-021-44/+39
* [X86][SSE] Use MOVMSK for all_of/any_of reduction patternsSimon Pilgrim2017-02-021-0/+83
* [X86] Remove some unused DAGCombinerInfo parameters. NFCCraig Topper2017-02-021-7/+4
* [X86] Move some INSERT_SUBVECTOR optimizations from legalize to DAG combine.Craig Topper2017-02-021-53/+74
* [X86][SSE] Remove unused argument. NFCI.Simon Pilgrim2017-02-011-9/+6
* [X86][SSE] Merge SSE2 PINSRW lowering with SSE41 PINSRB/PINSRW lowering. NFCI.Simon Pilgrim2017-02-011-32/+21
* [X86][SSE] Add support for combining PINSRB into a target shuffle.Simon Pilgrim2017-01-311-4/+7
* [X86] Silence unused variable warning in Release builds.Benjamin Kramer2017-01-311-4/+5
* [X86][SSE] Detect unary PBLEND shuffles.Simon Pilgrim2017-01-311-0/+1
* [X86][SSE] Add support for combining PINSRW into a target shuffle.Simon Pilgrim2017-01-311-2/+31
* [X86] Remove 'else' after 'return'. NFCCraig Topper2017-01-311-1/+1
* [X86][SSE] Fix unsigned <= 0 warning in assert. NFCI.Simon Pilgrim2017-01-301-2/+2
* [X86][SSE] Generalize the number of decoded shuffle inputs. NFCI.Simon Pilgrim2017-01-301-22/+8
* [X86][SSE] Add support for combining PINSRW+ASSERTZEXT+PEXTRW patterns with t...Simon Pilgrim2017-01-301-0/+20
* [X86][MCU] Minor bug fix for r293469 + test caseAsaf Badouh2017-01-301-1/+1
* [X86][MCU] replace select with bit manipulation instead of branchesAsaf Badouh2017-01-301-2/+41
* [AVX-512] Don't reuse VSHLI/VSRLI for mask register shifts. VSHLI/VSHRI shift...Craig Topper2017-01-301-21/+21
* [AVX-512] Fix lowering for mask register concatenation with undef in the lowe...Craig Topper2017-01-291-1/+1
* [X86][SSE] Lower scalar_to_vector(0) to zero vectorSimon Pilgrim2017-01-291-4/+15
* [X86 Codegen] Fixed a bug in unsigned saturationElena Demikhovsky2017-01-291-23/+1
* [X86] Fix vector ANDN matching to work correctly when both inputs to the AND ...Craig Topper2017-01-281-12/+7
* [X86][SSE] Add support for combining ANDNP byte masks with target shufflesSimon Pilgrim2017-01-261-6/+26
* [X86][SSE] Pull out target shuffle resolve code into helper. NFCI.Simon Pilgrim2017-01-261-14/+21
* [AVX-512] Move the combine that runs combineBitcastForMaskedOp to the last DA...Craig Topper2017-01-261-1/+1
* [X86] When bitcasting INSERT_SUBVECTOR/EXTRACT_SUBVECTOR to match masked oper...Craig Topper2017-01-261-2/+2
* [X86][SSE] Add explicit braces to avoid -Wdangling-else warning.Martin Bohme2017-01-241-1/+2
* Fix unused variable warningSimon Pilgrim2017-01-241-2/+2
* [X86][SSE] Add support for constant folding vector arithmetic shift by immedi...Simon Pilgrim2017-01-241-6/+19
* [X86][SSE] Add support for constant folding vector logical shift by immediatesSimon Pilgrim2017-01-241-4/+20
* [X86] Remove unnecessary peakThroughBitcasts call that's already take care of...Craig Topper2017-01-241-2/+0
* [X86] Don't split v8i32 all ones values if only AVX1 is available. Keep it in...Craig Topper2017-01-241-22/+4
* [X86] Remove Undef handling from extractSubVector. This is now handled inside...Craig Topper2017-01-241-4/+0
* [X86][SSE] Add missing X86ISD::ANDNP combines.Simon Pilgrim2017-01-221-0/+15
* [X86][SSE] Improve shuffle combining with zero insertionsSimon Pilgrim2017-01-221-0/+9
* [x86] avoid crashing with illegal vector type (PR31672)Sanjay Patel2017-01-221-14/+26
* [X86] Don't allow commuting to form phsub operations.Craig Topper2017-01-211-2/+2
* [X86][SSE] Improve comments describing combineTruncatedArithmetic. NFCI.Simon Pilgrim2017-01-191-0/+7
* [X86][SSE] Attempt to pre-truncate arithmetic operations that have already be...Simon Pilgrim2017-01-191-6/+16
* Recommiting unsigned saturation with a bugfix.Elena Demikhovsky2017-01-191-0/+100
* [AVX-512] Support ADD/SUB/MUL of mask vectorsCraig Topper2017-01-191-18/+19
* [X86] Merge LowerADD and LowerSUB into a single LowerADD_SUB since they are i...Craig Topper2017-01-191-13/+3
* Revert r291670 because it introduces a crash.Michael Kuperstein2017-01-181-97/+0
* Revert 292404 due to buildbot failures.Kirill Bobyrev2017-01-181-2/+2
OpenPOWER on IntegriCloud