summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86ISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86] Add Indirect Thunk Support to X86 to mitigate Load Value Injection (LVI)Scott Constable2020-06-241-0/+5
* [X86][NFC] Generalize the naming of "Retpoline Thunks" and related code to "I...Scott Constable2020-06-241-38/+42
* [X86] Fold undef elts to 0 in getTargetVShiftByConstNode.Craig Topper2020-06-161-3/+6
* [X86] Teach combineVectorShiftImm to constant fold undef elements to 0 not un...Craig Topper2020-06-161-2/+10
* [X86][SSE] combineX86ShufflesConstants - early out for zeroable vectors (PR45...Simon Pilgrim2020-04-161-1/+7
* [X86] Use MVT::i8 instead of MVT::i64 for shift amount in BuildSDIVPow2Craig Topper2020-02-101-1/+1
* [X86] Don't call LowerUINT_TO_FP_i32 for i32->f80 on 32-bit targets with sse2.Craig Topper2020-01-151-1/+1
* [Win64] Handle FP arguments more gracefully under -mno-sseReid Kleckner2020-01-141-16/+17
* [X86] Drop an unneeded FIXME. NFCCraig Topper2020-01-141-1/+0
* [X86] Swap the 0 and the fudge factor in the constant pool for the 32-bit mod...Craig Topper2020-01-141-4/+4
* [X86] Directly emit a BROADCAST_LOAD from constant pool in lowerUINT_TO_FP_vX...Craig Topper2020-01-141-2/+12
* [X86][AVX] Use lowerShuffleAsLanePermuteAndSHUFP to lower binary v4f64 shuffles.Simon Pilgrim2020-01-121-0/+12
* [X86][AVX] lowerShuffleAsLanePermuteAndSHUFP - only set the demanded elements...Simon Pilgrim2020-01-121-2/+1
* [X86] Don't call LowerSETCC from LowerSELECT for STRICT_FSETCC/STRICT_FSETCCS...Craig Topper2020-01-111-3/+1
* [TargetLowering][X86] Connect the chain from STRICT_FSETCC in TargetLowering:...Craig Topper2020-01-111-2/+4
* [X86] Fix outdated commentSimon Pilgrim2020-01-111-2/+1
* [X86][AVX] Add lowerShuffleAsLanePermuteAndSHUFP loweringSimon Pilgrim2020-01-111-0/+40
* [X86][AVX] lowerShuffleAsLanePermuteAndShuffle - consistently normalize multi...Simon Pilgrim2020-01-101-2/+2
* CodeGen: Use LLT instead of EVT in getRegisterByNameMatt Arsenault2020-01-091-1/+1
* [X86] Custom type legalize v4i64->v4f32 uint_to_fp on sse4.1 targets in 64-bi...Craig Topper2020-01-081-9/+11
* [X86] Adding fp128 support for strict fcmpWang, Pengfei2020-01-081-5/+5
* [X86] Enable v2i64->v2f32 uint_to_fp code in ReplaceNodeResults on SSE4.1 targetCraig Topper2020-01-071-3/+1
* [X86] Improve lowering of (v2i64 (setgt X, -1)) on pre-SSE2 targets. Enable v...Craig Topper2020-01-071-3/+14
* [X86] Improve lowering of v2i64 sign bit tests on pre-sse4.2 targetsCraig Topper2020-01-071-0/+13
* [X86] Pull out repeated SrcVT.getVectorNumElements() call. NFCI.Simon Pilgrim2020-01-071-2/+2
* [X86] Standardize shuffle match/lowering function names. NFC.Simon Pilgrim2020-01-071-38/+39
* [X86] Improve v4i32->v4f64 uint_to_fp for AVX1/AVX2 targets.Craig Topper2020-01-061-0/+15
* [X86] Improve v2i64->v2f32 and v4i64->v4f32 uint_to_fp on avx and avx2 targets.Craig Topper2020-01-051-24/+125
* [NFC] Modify the format:Liu, Chen32020-01-061-2/+1
* [X86][SSE] Combine combineLogicBlendIntoConditionalNegate for VSELECT nodes (...Simon Pilgrim2020-01-051-2/+13
* [X86] Move combineLogicBlendIntoConditionalNegate before combineSelect. NFCI.Simon Pilgrim2020-01-051-62/+62
* [X86] Merge (identical) LowerGC_TRANSITION_START and LowerGC_TRANSITION_END (...Simon Pilgrim2020-01-051-25/+3
* [X86] Improve for v2i32->v2f64 uint_to_fpCraig Topper2020-01-031-36/+14
* Move tail call disabling code to target independent codeReid Kleckner2020-01-031-7/+1
* [X86] Re-enable lowerUINT_TO_FP_vXi32 under fast-math by using an FSUB instea...Craig Topper2020-01-021-15/+9
* [X86] Enable strict FP by default and remove option -disable-strictnode-mutat...Wang, Pengfei2020-01-031-0/+3
* [X86] Optimization of inserting vxi1 sub vector into vXi1 vectorWang, Pengfei2020-01-031-2/+20
* [X86] Call SimplifyMultipleUseDemandedBits from combineVSelectToBLENDV if the...Craig Topper2020-01-011-24/+42
* add strict float for round operationLiu, Chen32020-01-011-18/+34
* [X86] Constant fold KSHIFT of an all zeros vector to just an all zeros vector.Craig Topper2019-12-311-0/+3
* [X86] Use carry flag from add for (seteq (add X, -1), -1).Craig Topper2019-12-311-10/+31
* [X86] Slightly improve our attempted error recovery for 64-bit -mno-sse2 in L...Craig Topper2019-12-311-2/+8
* [X86] Add X86ISD::PCMPGT to SimplifyMultipleUseDemandedBitsForTargetNode.Craig Topper2019-12-301-0/+7
* [X86] Use APInt::isOneValue and ConstantSDNode::isOne. NFCCraig Topper2019-12-291-4/+4
* [X86] Use isOneConstant to simplify some code. NFCCraig Topper2019-12-291-2/+1
* [X86] Remove dyn_casts to ConstantSDNode for operand 1 of X86ISD::VSRLI/VSRAI...Craig Topper2019-12-291-108/+99
* [X86] Stop accidentally custom type legalizing v4i32->v4f32 on SSE1 only targ...Craig Topper2019-12-281-2/+3
* [X86] Remove a redundant (scalar_to_vector (extract_vector_elt X))) in LowerU...Craig Topper2019-12-281-6/+1
* [X86] Allow v2i32->v2f32 strict and non-strict uint_to_fp to be widened to v4...Craig Topper2019-12-271-1/+1
* [X86] Custom widen v2i32->v2f32 strict_sint_to_fp to avoid scalarization.Craig Topper2019-12-271-3/+19
OpenPOWER on IntegriCloud