summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMInstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Remove DefInst from LiveVariables::VarInfo. Use the facilities on MachineReg...Owen Anderson2008-01-151-3/+0
* rename MachineInstr::setInstrDescriptor -> setDescChris Lattner2008-01-111-2/+2
* Only mark instructions that load a single value without extension as isSimple...Evan Cheng2008-01-071-1/+1
* rename TargetInstrDescriptor -> TargetInstrDesc.Chris Lattner2008-01-071-11/+11
* Rename all the M_* flags to be namespace qualified enums, and switch Chris Lattner2008-01-071-1/+1
* Move a bunch more accessors from TargetInstrInfo to TargetInstrDescriptorChris Lattner2008-01-071-3/+3
* remove MachineOpCode typedef.Chris Lattner2008-01-071-1/+1
* Rename MachineInstr::getInstrDescriptor -> getDesc(), which reflectsChris Lattner2008-01-071-6/+6
* Move even more functionality from MRegisterInfo into TargetInstrInfo.Owen Anderson2008-01-071-0/+113
* rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.Chris Lattner2008-01-061-1/+1
* Move some more functionality from MRegisterInfo to TargetInstrInfo.Owen Anderson2008-01-041-0/+45
* Move some more instruction creation methods from RegisterInfo into InstrInfo.Owen Anderson2008-01-011-0/+128
* Fix a problem where lib/Target/TargetInstrInfo.h would include and useChris Lattner2008-01-011-1/+1
* Move copyRegToReg from MRegisterInfo to TargetInstrInfo. This is part of theOwen Anderson2007-12-311-0/+38
* Add new shorter predicates for testing machine operands for various types: Chris Lattner2007-12-301-12/+12
* Use MachineOperand::getImm instead of MachineOperand::getImmedValue. Likewis...Chris Lattner2007-12-301-10/+10
* use simplified operand addition methods.Chris Lattner2007-12-301-2/+2
* Remove attribution from file headers, per discussion on llvmdev.Chris Lattner2007-12-291-2/+1
* Remove isReg, isImm, and isMBB, and change all their users to use Dan Gohman2007-09-141-3/+3
* Add lengthof and endof templates that hide a lot of sizeof computations.Owen Anderson2007-09-071-1/+2
* ARM: make branch folder remove unconditional branchesDale Johannesen2007-07-121-2/+13
* Remove clobbersPred. Add an OptionalDefOperand to instructions which have the...Evan Cheng2007-07-101-5/+29
* Incorrect check.Evan Cheng2007-07-061-4/+2
* Reflects the chanegs made to PredicateOperand.Evan Cheng2007-07-051-4/+10
* Revert the earlier change that removed the M_REMATERIALIZABLE machineDan Gohman2007-06-261-14/+0
* Replace M_REMATERIALIZIBLE and the newly-added isOtherReMaterializableLoadDan Gohman2007-06-191-0/+14
* Replace TargetInstrInfo::CanBeDuplicated() with a M_NOT_DUPLICABLE bit.Evan Cheng2007-06-191-29/+0
* Instructions with unique labels or embedded jumptables cannot be duplicated d...Evan Cheng2007-06-151-0/+29
* Handle blocks with 2 unconditional branches in AnalyzeBranch.Dale Johannesen2007-06-131-0/+10
* Add a utility routine to check for unpredicated terminator instruction.Evan Cheng2007-06-081-3/+3
* Fix ARM condition code subsumission check.Evan Cheng2007-06-081-3/+3
* Stupid cut-n-paste bug caused me soooo much grief. Why wasn't there a compila...Evan Cheng2007-06-071-1/+1
* Add missing const qualifiers.Evan Cheng2007-05-291-9/+11
* Hooks for predication support.Evan Cheng2007-05-231-8/+33
* Fix some -march=thumb regressions. tBR_JTr is not predicable.Evan Cheng2007-05-211-1/+3
* BlockHasNoFallThrough() now returns true if block ends with a return instruct...Evan Cheng2007-05-211-2/+13
* RemoveBranch() and InsertBranch() now returns number of instructions deleted ...Evan Cheng2007-05-181-7/+9
* PredicateInstruction returns true if the operation was successful.Evan Cheng2007-05-161-3/+7
* Removed isPredicable().Evan Cheng2007-05-161-9/+0
* Hooks for predication support.Evan Cheng2007-05-161-0/+22
* Add PredicateOperand to all ARM instructions that have the condition field.Evan Cheng2007-05-151-16/+21
* Rewrite of Thumb constant islands handling (exact allowance for paddingDale Johannesen2007-04-291-3/+4
* Rename findRegisterUseOperand to findRegisterUseOperandIdx to avoid confusion.Evan Cheng2007-04-261-1/+1
* Relex assertions to account for additional implicit def / use operands.Evan Cheng2007-04-251-1/+1
* Removed tabs everywhere except autogenerated & external files. Add makeAnton Korobeynikov2007-04-161-2/+2
* Inverted logic.Evan Cheng2007-04-031-1/+1
* findRegisterUseOperand() changed.Evan Cheng2007-03-261-2/+2
* Fix naming inconsistencies.Evan Cheng2007-03-191-2/+2
* Spill / restore should avoid modifying the condition register.Evan Cheng2007-02-071-2/+2
* Copy and paste bug.Evan Cheng2007-01-301-1/+11
OpenPOWER on IntegriCloud