summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMInstrInfo.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-01-07 23:56:57 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-01-07 23:56:57 +0000
commit725012017789a4ef0f00e25e7bc159aa6ee2dbcf (patch)
tree7cb97c027239a89420c8cd460bd221f068d61305 /llvm/lib/Target/ARM/ARMInstrInfo.cpp
parentba734518c11d9c76e7fb440ad2fbcb9d58c1f747 (diff)
downloadbcm5719-llvm-725012017789a4ef0f00e25e7bc159aa6ee2dbcf.tar.gz
bcm5719-llvm-725012017789a4ef0f00e25e7bc159aa6ee2dbcf.zip
Only mark instructions that load a single value without extension as isSimpleLoad = 1.
llvm-svn: 45727
Diffstat (limited to 'llvm/lib/Target/ARM/ARMInstrInfo.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMInstrInfo.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMInstrInfo.cpp b/llvm/lib/Target/ARM/ARMInstrInfo.cpp
index 513f9ecef2e..52d557e819f 100644
--- a/llvm/lib/Target/ARM/ARMInstrInfo.cpp
+++ b/llvm/lib/Target/ARM/ARMInstrInfo.cpp
@@ -202,7 +202,7 @@ ARMInstrInfo::convertToThreeAddress(MachineFunction::iterator &MFI,
unsigned AddrMode = (TSFlags & ARMII::AddrModeMask);
const TargetInstrDesc &TID = MI->getDesc();
unsigned NumOps = TID.getNumOperands();
- bool isLoad = TID.isSimpleLoad();
+ bool isLoad = !TID.mayStore();
const MachineOperand &WB = isLoad ? MI->getOperand(1) : MI->getOperand(0);
const MachineOperand &Base = MI->getOperand(2);
const MachineOperand &Offset = MI->getOperand(NumOps-3);
OpenPOWER on IntegriCloud