summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/TargetSchedule.cpp
Commit message (Expand)AuthorAgeFilesLines
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-2/+2
* Target/TargetInstrInfo.h -> CodeGen/TargetInstrInfo.h to match layeringDavid Blaikie2017-11-081-1/+1
* CodeGen: Minor cleanups to use MachineInstr::getMF. NFCJustin Bogner2017-10-101-1/+1
* This patch returns proper value to indicate the case when instruction through...Andrew V. Tischenko2017-07-261-20/+24
* Fix spelling mistake in getRThroughput static function names. NFCI.Simon Pilgrim2017-06-061-11/+11
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-1/+1
* This patch closes PR#32216: Better testing of schedule model instruction late...Andrew V. Tischenko2017-04-141-1/+70
* Improve machine schedulers for in-order processorsJaved Absar2017-03-271-0/+23
* [CodeGen] Fix some Clang-tidy modernize and Include What You Use warnings; ot...Eugene Zelenko2017-02-271-3/+13
* TargetSchedule: Do not consider subregister definitions as reads.Matthias Braun2016-08-241-1/+1
* CodeGen: Use MachineInstr& in TargetInstrInfo, NFCDuncan P. N. Exon Smith2016-06-301-10/+10
* [TargetSchedule] Use 'isOutOfOrder' as possible to avoid magic number. NFC.Junmo Park2016-06-211-3/+2
* CodeGen: TII: Take MachineInstr& in predicate API, NFCDuncan P. N. Exon Smith2016-02-231-1/+1
* [MISched] Explanatory error message when machine model is not complete. NFCMinSeong Kim2016-01-051-1/+1
* Use llvm_unreachable() instead of report_fatal_error() if the machine model i...Matthias Braun2015-07-171-5/+3
* Turn effective assert(0) into llvm_unreachableMatthias Braun2015-05-141-3/+1
* TargetSchedule: factor out common code; NFCMatthias Braun2015-05-141-21/+17
* Remove unnecessary TargetMachine.h includes.Eric Christopher2014-10-141-1/+0
* Change MCSchedModel to be a struct of statically initialized data.Pete Cooper2014-09-021-4/+4
* Have MachineFunction cache a pointer to the subtarget to make lookupsEric Christopher2014-08-051-2/+1
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-1/+2
* MachineCombiner Pass for selecting faster instructionGerolf Hoflehner2014-08-031-0/+22
* Revert "Introduce a string_ostream string builder facilty"Alp Toker2014-06-261-4/+5
* Introduce a string_ostream string builder faciltyAlp Toker2014-06-261-5/+4
* IfConverter: Use TargetSchedule for instruction latenciesArnold Schwaighofer2013-09-301-2/+5
* Mark the x86 machine model as incomplete. PR17367.Andrew Trick2013-09-251-1/+2
* MI-Sched: handle ReadAdvance latencies as used by Swift.Andrew Trick2013-06-171-1/+4
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-151-44/+14
* MI-Sched cleanup. If an instruction has no valid sched class, do not attempt ...Andrew Trick2013-04-131-0/+2
* Change the default latency for implicit defs.Andrew Trick2013-03-161-1/+4
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-2/+2
* misched: TargetSchedule interface for machine resources.Andrew Trick2012-11-061-4/+35
* misched: Better handling of invalid latencies in the machine modelAndrew Trick2012-10-171-2/+10
* misched: Handle "transient" non-instructions.Andrew Trick2012-10-111-17/+23
* misched: fall-back to a target hook for instr bundles.Andrew Trick2012-10-101-3/+4
* misched: Use the TargetSchedModel interface wherever possible.Andrew Trick2012-10-101-0/+49
* misched: Add computeInstrLatency to TargetSchedModel.Andrew Trick2012-10-091-0/+24
* misched: Allow flags to disable hasInstrSchedModel/hasInstrItineraries for ex...Andrew Trick2012-10-091-6/+12
* Enable -schedmodel, but prefer itineraries until we have more benchmark data.Andrew Trick2012-10-041-52/+51
* TargetSchedule: cleanup computeOperandLatency logic & diagnostics.Andrew Trick2012-09-181-6/+16
* TargetSchedModel API. Implement latency lookup, disabled.Andrew Trick2012-09-181-0/+140
* Revert r164061-r164067. Most of the new subtarget emitter.Andrew Trick2012-09-171-140/+0
* TargetSchedModel API. Implement latency lookup, disabled.Andrew Trick2012-09-171-0/+140
* TargetSchedModel interface. To be implemented...Andrew Trick2012-09-141-0/+32
OpenPOWER on IntegriCloud