summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/common/include
Commit message (Expand)AuthorAgeFilesLines
* Synch up OMI and MCA frequenciesDan Crowell2019-05-111-8/+11
* Add p9a.omi.pll.scan.initfile and ifCompiler support.Ben Gass2019-04-301-1/+22
* Update p9_mss_eff_grouping for Axone supportBen Gass2019-04-042-0/+23
* Adds p9a_omi_train procedure(START)Alvin Wang2019-02-133-2/+124
* Adds empty files for exp_draminit_mc and p9a_omi_trainAlvin Wang2019-02-062-0/+48
* Adding Axone register header files.Ben Gass2018-10-3112-0/+292242
* support IO reconfig loop for OBUS DL link training failuresJoe McGill2018-06-141-1/+5
* Adding p9c DD13 supportSoma BhanuTej2018-05-191-0/+7
* Add p9n 2.3 to p9_frequency_buckets.HBen Gass2018-03-161-0/+7
* Add support for p9c 1.2Ben Gass2018-02-241-0/+7
* PM: Generation of summarized version of STOP Recovery FFDC.Prem Shanker Jha2018-02-172-2/+4
* update OBUS PLL buckets for p9n dd22, p9c dd11Joe McGill2018-02-011-6/+6
* Adding p9c_11 support.Ben Gass2017-11-101-0/+14
* PLL updates for filter BG, BW including OBUS tank coreqsJoe McGill2017-10-201-1/+1
* update HWP level metadata for nest, common filesJoe McGill2017-10-0537-53/+53
* Add OBUS pll freq list for Axone and p9n dd2.2Ben Gass2017-09-011-0/+14
* Synchronous stopclk procedure for QuadSoma BhanuTej2017-08-181-17/+18
* p9.obus.pll.scan.initfile -- adjust Nimbus DD2 POR to 25gbsJoe McGill2017-07-271-2/+23
* PCIe updates for Nimbus DD2 GEN4 operationJoe McGill2017-07-091-1/+5
* Move p9n2 SCOM headers into base chip include dir, mirror to PPE/HBJoachim Fenkes2017-06-2312-0/+252560
* add support for OBUS PLL bucketsJoe McGill2017-06-221-1/+14
* Adds DD2 dcd functionalityStephen Glancy2017-06-111-0/+17
* Add PHY DP16 DRIFT_LIMITS regs and DD2_BLUE_WATERFALL_EXT field APILouis Stermole2017-06-071-0/+6
* p9_cen_framelock -- 2nd versionJin Song Jiang2017-05-314-4/+63
* Add DDRPHY RD_VREF renamed or added regs for DD2.0 to platform headerLouis Stermole2017-05-222-2/+1392
* p9_throttle_sync -- initial version for CumulusPeng Fei GOU2017-05-171-0/+4
* p9_nv_ref_clk_enable -- shift NV refclock field programmingJoe McGill2017-05-061-2/+9
* p9_mss_setup_bars -- customize interleave granularityJoe McGill2017-05-051-0/+6
* MCS FIR updatesJoe McGill2017-05-031-4/+1
* p9_sbe_chiplet_reset,p9_sbe_arrayinitAnusha Reddy Rangareddygari2017-03-271-1/+14
* Meshctrl setup updateAnusha Reddy Rangareddygari2017-03-101-1/+6
* FIR updates -- pervasive/core/PPEJoe McGill2017-01-161-1/+29
* Fix for I2CDIV rateSachin Gupta2016-10-181-5/+6
* Header file updates based on 9067 figtreeBen Gass2016-09-2417-23624/+53875
* Updates to incorporate pll bucket to freq mapping from a header filePrachi Gupta2016-09-121-1/+1
* add common header to define nest/mem frequency bucket contentJoe McGill2016-09-121-0/+65
* Added virtual fields to perv scom fixes fileTali Rabetti2016-08-291-0/+54
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-0526-208/+364
* Level 2 Hwp for p9_start_cbsAnusha Reddy Rangareddygari2016-07-212-1/+38
* Add p9_proc_gettracearray procedureJoachim Fenkes2016-06-221-1/+7
* Add memdiags implementation for superfast operationsBrian Silver2016-06-031-0/+3
* p9_psi_init -- adjust iovalid control, fix todosJoe McGill2016-06-011-1/+23
* Translate logical mca regisers in mcs chiplet as mca target typeBen Gass2016-06-011-0/+5
* L2 - Fabric updates for multi-chip supportJoe McGill2016-05-131-2/+7
* PCIE phase1/phase2 initialization procedure.Gou Peng Fei2016-03-281-0/+137
* L2 HWPs -- p9_smp_link_layer and p9_fab_iovalidJoe McGill2016-03-283-3/+12
* New scom address constants generated from e9034Ben Gass2016-03-284-5430/+29797
* New scom addresses const headers for chip 9031Ben Gass2016-03-284-4852/+6385
* Fix all incorrect copyright prologsStephen Cprek2016-03-284-4/+4
* Intermediate updates for header files.Ben Gass2016-03-282-0/+6
OpenPOWER on IntegriCloud