index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
utils
/
TableGen
/
CodeGenSchedule.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
Revert "Revert "[misched] Extend scheduler to handle unsupported features""
Simon Dardis
2016-06-24
1
-0
/
+8
*
Revert "[misched] Extend scheduler to handle unsupported features"
Simon Dardis
2016-06-23
1
-8
/
+0
*
[misched] Extend scheduler to handle unsupported features
Simon Dardis
2016-06-23
1
-0
/
+8
*
TableGen/CodeGenSchedule: Move some getAllDerivedDefinitions() calls out of i...
Matthias Braun
2016-06-21
1
-0
/
+3
*
TableGen: Check scheduling models for completeness
Matthias Braun
2016-03-01
1
-0
/
+2
*
[TableGen] Use range-based for loops. NFC
Craig Topper
2016-02-13
1
-0
/
+2
*
Use make_range to reduce mentions of iterator type. NFC
Craig Topper
2015-12-06
1
-6
/
+4
*
[TblGen] ArrayRefize CodeGenSchedule. No functionality change intended.
Benjamin Kramer
2015-10-24
1
-19
/
+20
*
Canonicalize header guards into a common format.
Benjamin Kramer
2014-08-13
1
-2
/
+2
*
Move SetTheory from utils/TableGen into lib/TableGen so Clang can use it.
James Molloy
2014-06-17
1
-1
/
+1
*
iterator access to scheduling classes
Jim Grosbach
2014-04-18
1
-0
/
+22
*
[C++11] More 'nullptr' conversion. In some cases just using a boolean check i...
Craig Topper
2014-04-16
1
-3
/
+3
*
Fix known typos
Alp Toker
2014-01-24
1
-2
/
+2
*
Support BufferSize on ProcResGroup for unified MOp schedulers.
Andrew Trick
2013-06-15
1
-1
/
+4
*
Machine model: verify well-formed processor resource groups.
Andrew Trick
2013-04-23
1
-0
/
+3
*
Machine model. Allow mixed itinerary classes and SchedRW lists.
Andrew Trick
2013-03-16
1
-39
/
+28
*
Fix an uninitialized member variable, found by -fsanitize=bool.
Richard Smith
2012-12-20
1
-7
/
+8
*
Sort the #include lines for utils/...
Chandler Carruth
2012-12-04
1
-2
/
+2
*
TableGen subtarget emitter cleanup.
Andrew Trick
2012-10-10
1
-0
/
+3
*
Added instregex support to TableGen subtarget emitter.
Andrew Trick
2012-10-03
1
-0
/
+4
*
TableGen subtarget emitter, nearly first class support for SchedAlias.
Andrew Trick
2012-10-03
1
-10
/
+16
*
Machine Model (-schedmodel only). Added SchedAliases.
Andrew Trick
2012-09-22
1
-8
/
+23
*
SchedMachineModel: compress the CPU's WriteLatencyTable.
Andrew Trick
2012-09-19
1
-0
/
+3
*
comment typo
Andrew Trick
2012-09-18
1
-1
/
+1
*
TableGen subtarget emitter. Use getSchedClassIdx.
Andrew Trick
2012-09-18
1
-9
/
+0
*
Revert r164061-r164067. Most of the new subtarget emitter.
Andrew Trick
2012-09-17
1
-1
/
+10
*
comment typo
Andrew Trick
2012-09-17
1
-1
/
+1
*
TableGen subtarget emitter. Use getSchedClassIdx.
Andrew Trick
2012-09-17
1
-9
/
+0
*
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-15
1
-0
/
+29
*
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-15
1
-0
/
+17
*
TableGen subtarget parser. Handle new machine model.
Andrew Trick
2012-09-15
1
-56
/
+228
*
I'm introducing a new machine model to simultaneously allow simple
Andrew Trick
2012-07-07
1
-0
/
+172