summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/CodeGenSchedule.h
Commit message (Expand)AuthorAgeFilesLines
* Revert "Revert "[misched] Extend scheduler to handle unsupported features""Simon Dardis2016-06-241-0/+8
* Revert "[misched] Extend scheduler to handle unsupported features"Simon Dardis2016-06-231-8/+0
* [misched] Extend scheduler to handle unsupported featuresSimon Dardis2016-06-231-0/+8
* TableGen/CodeGenSchedule: Move some getAllDerivedDefinitions() calls out of i...Matthias Braun2016-06-211-0/+3
* TableGen: Check scheduling models for completenessMatthias Braun2016-03-011-0/+2
* [TableGen] Use range-based for loops. NFCCraig Topper2016-02-131-0/+2
* Use make_range to reduce mentions of iterator type. NFCCraig Topper2015-12-061-6/+4
* [TblGen] ArrayRefize CodeGenSchedule. No functionality change intended.Benjamin Kramer2015-10-241-19/+20
* Canonicalize header guards into a common format.Benjamin Kramer2014-08-131-2/+2
* Move SetTheory from utils/TableGen into lib/TableGen so Clang can use it.James Molloy2014-06-171-1/+1
* iterator access to scheduling classesJim Grosbach2014-04-181-0/+22
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-161-3/+3
* Fix known typosAlp Toker2014-01-241-2/+2
* Support BufferSize on ProcResGroup for unified MOp schedulers.Andrew Trick2013-06-151-1/+4
* Machine model: verify well-formed processor resource groups.Andrew Trick2013-04-231-0/+3
* Machine model. Allow mixed itinerary classes and SchedRW lists.Andrew Trick2013-03-161-39/+28
* Fix an uninitialized member variable, found by -fsanitize=bool.Richard Smith2012-12-201-7/+8
* Sort the #include lines for utils/...Chandler Carruth2012-12-041-2/+2
* TableGen subtarget emitter cleanup.Andrew Trick2012-10-101-0/+3
* Added instregex support to TableGen subtarget emitter.Andrew Trick2012-10-031-0/+4
* TableGen subtarget emitter, nearly first class support for SchedAlias.Andrew Trick2012-10-031-10/+16
* Machine Model (-schedmodel only). Added SchedAliases.Andrew Trick2012-09-221-8/+23
* SchedMachineModel: compress the CPU's WriteLatencyTable.Andrew Trick2012-09-191-0/+3
* comment typoAndrew Trick2012-09-181-1/+1
* TableGen subtarget emitter. Use getSchedClassIdx.Andrew Trick2012-09-181-9/+0
* Revert r164061-r164067. Most of the new subtarget emitter.Andrew Trick2012-09-171-1/+10
* comment typoAndrew Trick2012-09-171-1/+1
* TableGen subtarget emitter. Use getSchedClassIdx.Andrew Trick2012-09-171-9/+0
* TableGen subtarget parser. Handle new machine model.Andrew Trick2012-09-151-0/+29
* TableGen subtarget parser. Handle new machine model.Andrew Trick2012-09-151-0/+17
* TableGen subtarget parser. Handle new machine model.Andrew Trick2012-09-151-56/+228
* I'm introducing a new machine model to simultaneously allow simpleAndrew Trick2012-07-071-0/+172
OpenPOWER on IntegriCloud