summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/Hexagon
Commit message (Expand)AuthorAgeFilesLines
* [lit] Delete empty lines at the end of lit.local.cfg NFCFangrui Song2019-06-171-1/+0
* NFC - Various typo fixes in testsGabor Buella2018-07-041-1/+1
* [Hexagon] Remove trailing spaces, NFCKrzysztof Parzyszek2017-11-221-2/+2
* [Hexagon] Replace instruction definitions with auto-generated onesKrzysztof Parzyszek2017-02-1018-931/+931
* [Hexagon] Adding gp+ to the syntax of gp-relative instructionsKrzysztof Parzyszek2017-02-063-14/+14
* [Hexagon] Treat all conditional branches as predicted (not-taken by default)Krzysztof Parzyszek2016-05-091-2/+2
* [Hexagon] Fixing store instructions and reenabling a few more tests.Colin LeMahieu2015-11-101-1/+0
* [Hexagon] Fixing load instruction parsing and reenabling tests.Colin LeMahieu2015-11-101-1/+0
* [Hexagon] Enabling ASM parsing on Hexagon backend and adding instruction pars...Colin LeMahieu2015-11-0910-194/+372
* [Hexagon] Adding decoders for signed operands and ensuring all signed operand...Colin LeMahieu2015-06-101-1/+1
* [Hexagon] Adding missing vector multiply instruction encodings. Converting m...Colin LeMahieu2015-02-032-0/+36
* [Hexagon] Adding vector shift instructions and tests.Colin LeMahieu2015-01-301-13/+81
* [Hexagon] Adding vector predicate instructions.Colin LeMahieu2015-01-301-1/+69
* [Hexagon] Adding vector permutation instructions and tests.Colin LeMahieu2015-01-301-1/+87
* [Hexagon] Adding vector multiplies. Cleaning up tests.Colin LeMahieu2015-01-302-2/+198
* [Hexagon] Adding XTYPE/COMPLEX instructions and cleaning up tests.Colin LeMahieu2015-01-302-1/+153
* [Hexagon] Adding XTYPE/ALU vector instructions. Organizing test files.Colin LeMahieu2015-01-306-16/+287
* [Hexagon] Adding a number of vector load variants and organizing tests.Colin LeMahieu2015-01-302-1/+81
* [Hexagon] Organizing tests and adding a few missing jump instruction encodings.Colin LeMahieu2015-01-295-10/+68
* [Hexagon] Adding missing instruction encodings and tests.Colin LeMahieu2015-01-292-6/+138
* [Hexagon] Adding alu vector instructionsColin LeMahieu2015-01-291-0/+40
* [Hexagon] Updating many V4 intrinsic patterns. Adding missing instruction an...Colin LeMahieu2015-01-281-0/+2
* [Hexagon] Adding XTYPE/MPY intrinsic tests and some missing multiply instruct...Colin LeMahieu2015-01-281-2/+8
* [Hexagon] Replacing XTYPE/SHIFT intrinsic patternss. Adding tests and missin...Colin LeMahieu2015-01-281-0/+4
* [Hexagon] Adding new-value store and bit reverse instructions.Colin LeMahieu2015-01-152-0/+29
* [Hexagon] Removing old versions of vsplice, valign, cl0, ct0 and updating ref...Colin LeMahieu2015-01-151-0/+4
* [Hexagon] Adding vmux instruction. Removing old transfer instructions and up...Colin LeMahieu2015-01-151-1/+3
* [Hexagon] Adding floating point classification and creation.Colin LeMahieu2015-01-071-0/+12
* [Hexagon] Adding encodings for v5 floating point instructions.Colin LeMahieu2015-01-071-0/+98
* [Hexagon] Adding encoding for popcount, fastcorner, dword asr with rounding.Colin LeMahieu2015-01-073-0/+8
* [Hexagon] Adding compound jump encodings.Colin LeMahieu2015-01-061-0/+148
* [Hexagon] Adding encoding for misc v4 instructions: boundscheck, tlbmatch, dc...Colin LeMahieu2015-01-062-0/+8
* [Hexagon] Adding encoding information for absolute address loads.Colin LeMahieu2015-01-061-0/+12
* [Hexagon] Adding dealloc_return encoding and absolute address stores.Colin LeMahieu2015-01-062-0/+28
* [Hexagon] Adding add/sub with carry, logical shift left by immediate and memo...Colin LeMahieu2015-01-053-0/+56
* [Hexagon] Adding rounding reg/reg variants, accumulating multiplies, and accu...Colin LeMahieu2015-01-053-0/+32
* [Hexagon] Adding V4 bit manipulating instructions, removing ALU defs without ...Colin LeMahieu2015-01-052-0/+22
* [Hexagon] Adding V4 logic-logic instructions and tests.Colin LeMahieu2015-01-051-0/+26
* [Hexagon] Adding orand, bitsplit reg/reg, and modwrap instructions.Colin LeMahieu2015-01-052-0/+6
* [Hexagon] Adding round reg/imm and bitsplit instructions.Colin LeMahieu2015-01-052-0/+8
* [Hexagon] Adding accumulating add/sub, doubleword logic-not variants, doublew...Colin LeMahieu2014-12-313-0/+24
* [Hexagon] Adding double-logic on predicate instructions.Colin LeMahieu2014-12-301-2/+22
* [Hexagon] Adding newvalue compare and jumps.Colin LeMahieu2014-12-301-0/+134
* [Hexagon] Adding postincrement register newvalue stores.Colin LeMahieu2014-12-301-0/+9
* [Hexagon] Removing old newvalue store variants. Adding postincrement immedia...Colin LeMahieu2014-12-301-0/+51
* [Hexagon] Adding indexed store new-value variants.Colin LeMahieu2014-12-301-0/+51
* [Hexagon] Adding indexed store of immediates.Colin LeMahieu2014-12-301-0/+36
* [Hexagon] Adding indexed stores.Colin LeMahieu2014-12-302-0/+115
* [Hexagon] Adding reg-reg indexed load forms.Colin LeMahieu2014-12-301-2/+74
* [Hexagon] Adding compare byte/halfword reg-reg/reg-imm forms. Adding compare...Colin LeMahieu2014-12-302-0/+28
OpenPOWER on IntegriCloud