summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/Hexagon
Commit message (Collapse)AuthorAgeFilesLines
* [lit] Delete empty lines at the end of lit.local.cfg NFCFangrui Song2019-06-171-1/+0
| | | | llvm-svn: 363538
* NFC - Various typo fixes in testsGabor Buella2018-07-041-1/+1
| | | | llvm-svn: 336268
* [Hexagon] Remove trailing spaces, NFCKrzysztof Parzyszek2017-11-221-2/+2
| | | | llvm-svn: 318875
* [Hexagon] Replace instruction definitions with auto-generated onesKrzysztof Parzyszek2017-02-1018-931/+931
| | | | llvm-svn: 294753
* [Hexagon] Adding gp+ to the syntax of gp-relative instructionsKrzysztof Parzyszek2017-02-063-14/+14
| | | | | | Patch by Colin LeMahieu. llvm-svn: 294258
* [Hexagon] Treat all conditional branches as predicted (not-taken by default)Krzysztof Parzyszek2016-05-091-2/+2
| | | | llvm-svn: 268946
* [Hexagon] Fixing store instructions and reenabling a few more tests.Colin LeMahieu2015-11-101-1/+0
| | | | llvm-svn: 252561
* [Hexagon] Fixing load instruction parsing and reenabling tests.Colin LeMahieu2015-11-101-1/+0
| | | | llvm-svn: 252555
* [Hexagon] Enabling ASM parsing on Hexagon backend and adding instruction ↵Colin LeMahieu2015-11-0910-194/+372
| | | | | | parsing tests. General updating of the code emission. llvm-svn: 252443
* [Hexagon] Adding decoders for signed operands and ensuring all signed ↵Colin LeMahieu2015-06-101-1/+1
| | | | | | operand types disassemble correctly. llvm-svn: 239477
* [Hexagon] Adding missing vector multiply instruction encodings. Converting ↵Colin LeMahieu2015-02-032-0/+36
| | | | | | multiply intrinsics and updating tests. llvm-svn: 228010
* [Hexagon] Adding vector shift instructions and tests.Colin LeMahieu2015-01-301-13/+81
| | | | llvm-svn: 227619
* [Hexagon] Adding vector predicate instructions.Colin LeMahieu2015-01-301-1/+69
| | | | llvm-svn: 227613
* [Hexagon] Adding vector permutation instructions and tests.Colin LeMahieu2015-01-301-1/+87
| | | | llvm-svn: 227612
* [Hexagon] Adding vector multiplies. Cleaning up tests.Colin LeMahieu2015-01-302-2/+198
| | | | llvm-svn: 227609
* [Hexagon] Adding XTYPE/COMPLEX instructions and cleaning up tests.Colin LeMahieu2015-01-302-1/+153
| | | | llvm-svn: 227607
* [Hexagon] Adding XTYPE/ALU vector instructions. Organizing test files.Colin LeMahieu2015-01-306-16/+287
| | | | llvm-svn: 227598
* [Hexagon] Adding a number of vector load variants and organizing tests.Colin LeMahieu2015-01-302-1/+81
| | | | llvm-svn: 227588
* [Hexagon] Organizing tests and adding a few missing jump instruction encodings.Colin LeMahieu2015-01-295-10/+68
| | | | llvm-svn: 227498
* [Hexagon] Adding missing instruction encodings and tests.Colin LeMahieu2015-01-292-6/+138
| | | | llvm-svn: 227495
* [Hexagon] Adding alu vector instructionsColin LeMahieu2015-01-291-0/+40
| | | | llvm-svn: 227493
* [Hexagon] Updating many V4 intrinsic patterns. Adding missing instruction ↵Colin LeMahieu2015-01-281-0/+2
| | | | | | and deleting unused classes. llvm-svn: 227353
* [Hexagon] Adding XTYPE/MPY intrinsic tests and some missing multiply ↵Colin LeMahieu2015-01-281-2/+8
| | | | | | instructions. llvm-svn: 227347
* [Hexagon] Replacing XTYPE/SHIFT intrinsic patternss. Adding tests and ↵Colin LeMahieu2015-01-281-0/+4
| | | | | | missing instructions with tests. llvm-svn: 227330
* [Hexagon] Adding new-value store and bit reverse instructions.Colin LeMahieu2015-01-152-0/+29
| | | | llvm-svn: 226224
* [Hexagon] Removing old versions of vsplice, valign, cl0, ct0 and updating ↵Colin LeMahieu2015-01-151-0/+4
| | | | | | references to new versions. llvm-svn: 226194
* [Hexagon] Adding vmux instruction. Removing old transfer instructions and ↵Colin LeMahieu2015-01-151-1/+3
| | | | | | updating references. llvm-svn: 226184
* [Hexagon] Adding floating point classification and creation.Colin LeMahieu2015-01-071-0/+12
| | | | llvm-svn: 225374
* [Hexagon] Adding encodings for v5 floating point instructions.Colin LeMahieu2015-01-071-0/+98
| | | | llvm-svn: 225372
* [Hexagon] Adding encoding for popcount, fastcorner, dword asr with rounding.Colin LeMahieu2015-01-073-0/+8
| | | | llvm-svn: 225371
* [Hexagon] Adding compound jump encodings.Colin LeMahieu2015-01-061-0/+148
| | | | llvm-svn: 225291
* [Hexagon] Adding encoding for misc v4 instructions: boundscheck, tlbmatch, ↵Colin LeMahieu2015-01-062-0/+8
| | | | | | dcfetch. llvm-svn: 225283
* [Hexagon] Adding encoding information for absolute address loads.Colin LeMahieu2015-01-061-0/+12
| | | | llvm-svn: 225279
* [Hexagon] Adding dealloc_return encoding and absolute address stores.Colin LeMahieu2015-01-062-0/+28
| | | | llvm-svn: 225267
* [Hexagon] Adding add/sub with carry, logical shift left by immediate and ↵Colin LeMahieu2015-01-053-0/+56
| | | | | | memop instructions. Removing old defs without bits and updating references. llvm-svn: 225210
* [Hexagon] Adding rounding reg/reg variants, accumulating multiplies, and ↵Colin LeMahieu2015-01-053-0/+32
| | | | | | accumulating shifts. llvm-svn: 225201
* [Hexagon] Adding V4 bit manipulating instructions, removing ALU defs without ↵Colin LeMahieu2015-01-052-0/+22
| | | | | | encoding bits. llvm-svn: 225199
* [Hexagon] Adding V4 logic-logic instructions and tests.Colin LeMahieu2015-01-051-0/+26
| | | | llvm-svn: 225198
* [Hexagon] Adding orand, bitsplit reg/reg, and modwrap instructions.Colin LeMahieu2015-01-052-0/+6
| | | | llvm-svn: 225197
* [Hexagon] Adding round reg/imm and bitsplit instructions.Colin LeMahieu2015-01-052-0/+8
| | | | llvm-svn: 225188
* [Hexagon] Adding accumulating add/sub, doubleword logic-not variants, ↵Colin LeMahieu2014-12-313-0/+24
| | | | | | doubleword bitfield extract, word parity, accumulating multiplies with saturation. llvm-svn: 225024
* [Hexagon] Adding double-logic on predicate instructions.Colin LeMahieu2014-12-301-2/+22
| | | | llvm-svn: 225018
* [Hexagon] Adding newvalue compare and jumps.Colin LeMahieu2014-12-301-0/+134
| | | | llvm-svn: 225015
* [Hexagon] Adding postincrement register newvalue stores.Colin LeMahieu2014-12-301-0/+9
| | | | llvm-svn: 225010
* [Hexagon] Removing old newvalue store variants. Adding postincrement ↵Colin LeMahieu2014-12-301-0/+51
| | | | | | immediate newvalue stores. llvm-svn: 225009
* [Hexagon] Adding indexed store new-value variants.Colin LeMahieu2014-12-301-0/+51
| | | | llvm-svn: 225007
* [Hexagon] Adding indexed store of immediates.Colin LeMahieu2014-12-301-0/+36
| | | | llvm-svn: 225006
* [Hexagon] Adding indexed stores.Colin LeMahieu2014-12-302-0/+115
| | | | llvm-svn: 225005
* [Hexagon] Adding reg-reg indexed load forms.Colin LeMahieu2014-12-301-2/+74
| | | | llvm-svn: 224997
* [Hexagon] Adding compare byte/halfword reg-reg/reg-imm forms. Adding ↵Colin LeMahieu2014-12-302-0/+28
| | | | | | compare to general register reg-imm form. llvm-svn: 224991
OpenPOWER on IntegriCloud