summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/GlobalISel
Commit message (Expand)AuthorAgeFilesLines
* [GISel] Allow getConstantVRegVal() to return G_FCONSTANT values.Marcello Maggioni2019-10-101-22/+14
* AMDGPU: Use SGPR_128 instead of SReg_128 for vregsMatt Arsenault2019-10-1010-119/+119
* AMDGPU/GlobalISel: Fix crash on wide constant load with VGPR pointerMatt Arsenault2019-10-091-0/+46
* GlobalISel: Implement fewerElementsVector for G_BUILD_VECTORMatt Arsenault2019-10-0928-672/+1284
* AMDGPU: Fix i16 arithmetic pattern redundancyMatt Arsenault2019-10-083-36/+12
* AMDGPU/GlobalISel: Clamp G_SITOFP/G_UITOFP sourcesMatt Arsenault2019-10-072-146/+575
* AMDGPU/GlobalISel: Handle more G_INSERT casesMatt Arsenault2019-10-071-20/+130
* GlobalISel: Partially implement lower for G_INSERTMatt Arsenault2019-10-071-6/+148
* AMDGPU/GlobalISel: Fix selection of 16-bit shiftsMatt Arsenault2019-10-073-294/+810
* AMDGPU/GlobalISel: Select VALU G_AMDGPU_FFBH_U32Matt Arsenault2019-10-071-7/+7
* AMDGPU/GlobalISel: Use S_MOV_B64 for inline constantsMatt Arsenault2019-10-072-11/+12
* AMDGPU/GlobalISel: Widen 16-bit G_MERGE_VALUEs sourcesMatt Arsenault2019-10-077-5451/+11837
* AMDGPU/GlobalISel: Select more G_INSERT casesMatt Arsenault2019-10-071-22/+425
* GlobalISel: Add target pre-isel instructionsMatt Arsenault2019-10-072-0/+100
* AMDGPU/GlobalISel: RegBankSelect DS GWS intrinsicsMatt Arsenault2019-10-062-0/+116
* AMDGPU/GlobalISel: Lower G_ATOMIC_CMPXCHG_WITH_SUCCESSMatt Arsenault2019-10-061-0/+107
* GlobalISel: Partially implement lower for G_EXTRACTMatt Arsenault2019-10-064-24/+213
* AMDGPU/GlobalISel: Fix RegBankSelect for sendmsg intrinsicsMatt Arsenault2019-10-063-25/+11
* AMDGPU/GlobalISel: Fix using wrong addrspace for apertureMatt Arsenault2019-10-041-8/+8
* AMDGPU/GlobalISel: Select G_PTRTOINTMatt Arsenault2019-10-041-0/+101
* AMDGPU/GlobalISel: Support wave32 waterfall loopsMatt Arsenault2019-10-0412-389/+704
* AMDGPU/GlobalISel: Handle RegBankSelect of G_INSERT_VECTOR_ELTMatt Arsenault2019-10-031-12/+383
* AMDGPU/GlobalISel: Split 64-bit vector extracts during RegBankSelectMatt Arsenault2019-10-031-6/+114
* AMDGPU/GlobalISel: Allow VGPR to index SGPR registerMatt Arsenault2019-10-031-3/+2
* AMDGPU/GlobalISel: Add some more tests for G_INSERT legalizationMatt Arsenault2019-10-031-0/+168
* AMDGPU/GlobalISel: Fix mutationIsSane assert v8s8 andMatt Arsenault2019-10-031-0/+166
* AMDGPU/GlobalISel: Expand G_BITCAST legalityMatt Arsenault2019-10-031-0/+102
* [AMDGPU] Extend buffer intrinsics with swizzlingPiotr Sobczak2019-10-025-131/+131
* AMDGPU/GlobalISel: Assume VGPR for G_FRAME_INDEXMatt Arsenault2019-10-021-1/+1
* AMDGPU/GlobalISel: Private loads always use VGPRsMatt Arsenault2019-10-021-0/+17
* AMDGPU/GlobalISel: Legalize 1024-bit G_BUILD_VECTORMatt Arsenault2019-10-022-40/+155
* AMDGPU/GlobalISel: Fix RegBankSelect for 1024-bit valuesMatt Arsenault2019-10-021-0/+28
* AMDGPU/GlobalISel: Increase max legal size to 1024Matt Arsenault2019-10-018-84/+440
* Revert "GlobalISel: Handle llvm.read_register"Dmitri Gribenko2019-10-011-2/+0
* AMDGPU/GlobalISel: Select s1 src G_SITOFP/G_UITOFPMatt Arsenault2019-10-012-44/+515
* AMDGPU/GlobalISel: Add support for init.exec intrinsicsMatt Arsenault2019-10-012-0/+4
* GlobalISel: Handle llvm.read_registerMatt Arsenault2019-10-011-0/+2
* AMDGPU/GlobalISel: Avoid creating shift of 0 in arg loweringMatt Arsenault2019-10-011-1/+1
* AMDGPU/GlobalISel: Select G_UADDO/G_USUBOMatt Arsenault2019-10-012-0/+394
* GlobalISel: Implement widenScalar for G_SITOFP/G_UITOFP sourcesMatt Arsenault2019-10-012-46/+232
* AMDGPU/GlobalISel: Legalize G_GLOBAL_VALUEMatt Arsenault2019-10-011-0/+156
* AMDGPU/GlobalISel: Fix select for v2s16 and/or/xorMatt Arsenault2019-09-303-45/+45
* AMDGPU/GlobalISel: Allow selection of scalar min/maxMatt Arsenault2019-09-214-40/+20
* Revert r372366 "Use getTargetConstant for BLENDI, and add a test to catch it."Nico Weber2019-09-201-14/+0
* Use getTargetConstant for BLENDI, and add a test to catch it.Sterling Augustine2019-09-201-0/+14
* Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Matt Arsenault2019-09-1919-91/+2794
* Revert r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Hans Wennborg2019-09-1919-2794/+91
* AMDGPU/GlobalISel: RegBankSelect llvm.amdgcn.ds.swizzleMatt Arsenault2019-09-191-0/+21
* AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.store.formatMatt Arsenault2019-09-192-0/+833
* AMDGPU/GlobalISel: Select llvm.amdgcn.raw.buffer.storeMatt Arsenault2019-09-192-168/+791
OpenPOWER on IntegriCloud