summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* R600: Use LDS and vectors for private memoryTom Stellard2014-06-1717-18/+661
* R600/SI: Add a pattern for llvm.AMDGPU.barrier.globalTom Stellard2014-06-173-1/+16
* SelectionDAG: Expand i64 = FP_TO_SINT i32Tom Stellard2014-06-171-0/+1
* R600/SI: Re-initialize the m0 register after using it for indirect addressingTom Stellard2014-06-171-37/+50
* [FastISel][X86] Fix previous refactoring commit (r211077)Juergen Ributzka2014-06-171-4/+4
* Fix memory leak of RegScavenger accidentally added in r211037.James Molloy2014-06-171-1/+3
* AArch64: estimate inline asm length during branch relaxationTim Northover2014-06-171-1/+7
* [FastISel][X86] Refactor the code to get the X86 condition from a helper func...Juergen Ributzka2014-06-163-96/+110
* Add load/store functionalityReed Kotler2014-06-161-7/+93
* AArch64: Add backend intrinsic for rbit.Jim Grosbach2014-06-161-0/+4
* ARM: intrinsic support for rbit.Jim Grosbach2014-06-161-0/+5
* [PPC64] Fix PR19893 - improve code generation for local function addressesBill Schmidt2014-06-163-21/+25
* Since the DataLayout is always found off of the subtarget go aheadEric Christopher2014-06-161-7/+3
* Improve comments for r211040Louis Gerbarg2014-06-161-1/+4
* ARM: implement correct atomic operations on v7MTim Northover2014-06-161-8/+14
* Fix illegal relocations in X86FastISelLouis Gerbarg2014-06-161-0/+4
* Refactor the disabling of Thumb-1 LDM/STM generationJames Molloy2014-06-162-7/+7
* [AArch64] Remove dead code.Tilmann Scheller2014-06-161-3/+0
* Hook up vector int_ctlz for AVX512.Cameron McInally2014-06-162-0/+14
* [mips][mips64r6] ssnop is deprecated on MIPS32r6/MIPS64r6Daniel Sanders2014-06-162-1/+14
* [mips][mips64r6] cl[oz], and dcl[oz] are re-encoded in MIPS32r6/MIPS64r6Daniel Sanders2014-06-166-6/+61
* [mips][mips64r6] ll, sc, lld, and scd are re-encoded on MIPS32r6/MIPS64r6.Daniel Sanders2014-06-1610-35/+142
* [AArch64] Fix a fencepost error in lowering for llvm.aarch64.neon.uqshl.James Molloy2014-06-161-1/+1
* [mips][mips64r6] [ls][wd]c2 were re-encoded with 11-bit signed immediates rat...Daniel Sanders2014-06-165-9/+88
* ARMEB: Fix trunc store for vector typesChristian Pirker2014-06-161-1/+2
* Fix copy paste errorMatt Arsenault2014-06-151-1/+1
* R600: Remove a few more things from AMDILISelLoweringMatt Arsenault2014-06-152-27/+21
* R600: Fix assert on vector sdivMatt Arsenault2014-06-151-4/+4
* R600: Move / cleanup more leftover AMDIL stuff.Matt Arsenault2014-06-153-71/+30
* R600: Move division custom lowering out of AMDILISelLoweringMatt Arsenault2014-06-153-271/+257
* Temporarily revert r210953 in an attempt to bring the ARM buildbotsEric Christopher2014-06-159-26/+24
* R600: Report that integer division is expensive.Matt Arsenault2014-06-151-0/+7
* R600: Remove dead codeMatt Arsenault2014-06-152-75/+11
* AArch64: improve handling & modelling of FP_TO_XINT nodes.Tim Northover2014-06-152-10/+25
* AArch64: improve vector [su]itofp handling.Tim Northover2014-06-152-36/+46
* Fix typoMatt Arsenault2014-06-141-1/+1
* R600: Fix asserts related to constant initializersMatt Arsenault2014-06-141-5/+20
* R600: Use address space enum instead of valueMatt Arsenault2014-06-141-6/+7
* Remove InstrItineraryData off of the TargetMachine - it's alreadyEric Christopher2014-06-132-6/+2
* Move ARMJITInfo off of the TargetMachine and down onto the subtarget.Eric Christopher2014-06-139-21/+25
* The hazard recognizer only needs a subtarget, not a target machineEric Christopher2014-06-134-13/+16
* Fix typo.Eric Christopher2014-06-131-1/+1
* X86: lower ATOMIC_CMP_SWAP_WITH_SUCCESS directlyTim Northover2014-06-131-12/+31
* R600: Cleanup some old AMDIL stuff.Matt Arsenault2014-06-132-95/+42
* R600: Remove AMDIL instruction and register definitionsTom Stellard2014-06-1321-447/+104
* [mips][mips64r6] Relocation R_MIPS_PC18_S3Zoran Jovanovic2014-06-135-5/+31
* IR: add "cmpxchg weak" variant to support permitted failure.Tim Northover2014-06-132-7/+10
* [mips] Add cache and pref instructionsDaniel Sanders2014-06-136-13/+101
* [mips][mips64r6] bc1any[24] are not available on MIPS32r6/MIPS64r6Daniel Sanders2014-06-131-1/+0
* [mips][mips64r6] b(ge|lt)zal are not available on MIPS32r6/MIPS64r6 and bal i...Daniel Sanders2014-06-135-13/+45
OpenPOWER on IntegriCloud