summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* Add a quick hack so clang does not use mul type instructions on mips.meklort-10.0.1Evan Lojewski2020-08-011-15/+36
* [PPCAsmPrinter] support 'L' output template for memory operandsNick Desaulniers2020-06-251-2/+5
* [AArch64] Change AArch64 Windows EH UnwindHelp object to be a fixed objectDaniel Frampton2020-06-251-15/+38
* [AArch64] Fix mismatch in prologue and epilogue for funclets on WindowsDaniel Frampton2020-06-251-28/+20
* [RISCV] Fix incorrect FP base CFI offset for variable argument functionsShiva Chen2020-06-251-2/+2
* [RISCV64] Emit correct lib call for fp(float/double) to ui/siKamlesh Kumar2020-06-251-0/+34
* [X86] Add an Unoptimized Load Value Injection (LVI) Load Hardening PassScott Constable2020-06-243-1/+82
* [X86] Add Support for Load Hardening to Mitigate Load Value Injection (LVI)Scott Constable2020-06-241-3/+306
* [X86] Add a Pass that builds a Condensed CFG for Load Value Injection (LVI) G...Scott Constable2020-06-247-0/+984
* [X86] Fix to X86LoadValueInjectionRetHardeningPass for possible segfaultScott Constable2020-06-241-0/+3
* Revert "[X86] Add a Pass that builds a Condensed CFG for Load Value Injection...Craig Topper2020-06-247-1035/+0
* Revert "[X86] Add Support for Load Hardening to Mitigate Load Value Injection...Craig Topper2020-06-241-277/+5
* [X86] Add Support for Load Hardening to Mitigate Load Value Injection (LVI)Scott Constable2020-06-241-5/+277
* [X86] Add a Pass that builds a Condensed CFG for Load Value Injection (LVI) G...Scott Constable2020-06-247-0/+1035
* [X86] Add RET-hardening Support to mitigate Load Value Injection (LVI)Scott Constable2020-06-244-0/+145
* [X86] Add Indirect Thunk Support to X86 to mitigate Load Value Injection (LVI)Scott Constable2020-06-244-8/+68
* [X86] Refactor X86IndirectThunks.cpp to Accommodate Mitigations other than Re...Scott Constable2020-06-241-125/+157
* [X86][NFC] Generalize the naming of "Retpoline Thunks" and related code to "I...Scott Constable2020-06-2414-113/+135
* Move RDF from Hexagon to CodegenScott Constable2020-06-2413-4711/+16
* [PowerPC] Do not assume operand of ADDI is an immediateNemanja Ivanovic2020-06-231-0/+4
* [BPF] fix incorrect type in BPFISelDAGToDAG readonly load optimizationYonghong Song2020-06-231-1/+1
* [BPF] fix a bug for BTF pointee type pruningYonghong Song2020-06-231-0/+32
* [PowerPC] Unaligned FP default should apply to scalars onlyNemanja Ivanovic2020-06-231-1/+2
* [PowerPC] Prevent legalization loop from promoting SELECT_CC from v4i32 to v4i32Nemanja Ivanovic2020-06-221-0/+1
* [PowerPC] Add missing handling for half precisionTom Stellard2020-06-223-1/+41
* [PowerPC] Add support for vmsumudmAhsan Saghir2020-06-222-0/+5
* [AARch64] Add Marvell ThunderX3T110 supportWei Zhao2020-06-1714-15/+2056
* [X86] make sure POP has implicit def/use of stack pointer when materializing ...Yuanfang Chen2020-06-171-0/+2
* [AArch64] Fix BTI instruction emission.Daniel Kiss2020-06-161-3/+5
* [AArch64] Fix BTI landing pad generation.Daniel Kiss2020-06-161-0/+4
* [X86] Fold undef elts to 0 in getTargetVShiftByConstNode.Craig Topper2020-06-161-3/+6
* [X86] Teach combineVectorShiftImm to constant fold undef elements to 0 not un...Craig Topper2020-06-161-2/+10
* [X86] Add x, t and g modifiers for inline asmCraig Topper2020-06-111-1/+45
* [arm] Add big-endian version of pcrel fixups for adr instructionsDimitry Andric2020-05-191-12/+8
* [ARM] Only produce qadd8b under hasV6OpsDavid Green2020-05-191-1/+1
* [PowerPC] Do not attempt to reuse load for 64-bit FP_TO_UINT without FPCVTNemanja Ivanovic2020-05-191-2/+3
* Enable IBT(Indirect Branch Tracking) in JIT with CET(Control-flow Enforcement...Xiang1 Zhang2020-05-183-8/+23
* CET for Exception HandlePengfei Wang2020-05-181-3/+10
* BPF: fix a CORE optimization bugYonghong Song2020-05-061-1/+12
* [PowerPC] Don't generate ST_VSR_SCAL_INT if power8-vector is disabledKai Luo2020-04-221-1/+1
* [PowerPC] Update alignment for ReuseLoadInfo in LowerFP_TO_INTForReuseKai Luo2020-04-161-2/+5
* [X86][SSE] combineX86ShufflesConstants - early out for zeroable vectors (PR45...Simon Pilgrim2020-04-161-1/+7
* [MC][ARM] Resolve some pcrel fixups at assembly time (PR44929)Hans Wennborg2020-02-271-12/+10
* Don't generate libcalls for wide shift on Windows ARM (PR42711)Hans Wennborg2020-02-251-1/+1
* [RISCV] Correct the CallPreservedMask for the function call in an interrupt h...Shiva Chen2020-02-201-7/+0
* Fix unused function warning (PR44808)Hans Wennborg2020-02-191-5/+7
* [X86CmovConversion] Make heuristic for optimized cmov depth more conservative...Nikita Popov2020-02-191-6/+7
* [FPEnv][ARM] Don't call mutateStrictFPToFP when loweringJohn Brawn2020-02-181-2/+10
* [ARM] Fix infinite loop when lowering STRICT_FP_EXTENDJohn Brawn2020-02-181-0/+9
* [FPEnv][AArch64] Add lowering of f128 STRICT_FSETCCJohn Brawn2020-02-181-2/+4
OpenPOWER on IntegriCloud