summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Avoid Wparentheses warning.Simon Pilgrim2018-01-151-2/+2
* [X86][MMX] Add support for MMX zero vector creationSimon Pilgrim2018-01-151-0/+6
* [X86][SSE] Add custom execution domain fixing for BLENDPD/BLENDPS/PBLENDD/PBL...Simon Pilgrim2018-01-151-3/+188
* [MachineOutliner] AArch64: Handle instrs that use SP and will never need fixupsJessica Paquette2018-01-091-2/+2
* [X86] Add VSHUFF32X4 and similar instructions to load folding tables.Craig Topper2018-01-071-0/+24
* [X86] Add the 16 and 8-bit CRC32 instructions to the load folding tables.Craig Topper2018-01-071-0/+3
* [X86] Correct the load folding flags for xmm fp->mmx conversion instructions.Craig Topper2018-01-071-4/+4
* [X86] Add TB_NO_REVERSE to some scalar intrinsic instructions in the load fol...Craig Topper2018-01-071-4/+4
* [X86] Don't put any EVEX_B instructions in the tablegen generated load foldin...Craig Topper2018-01-071-0/+1
* [X86] Add 128 and 256-bit VPOPCNTD/Q instructions to load folding tables.Craig Topper2018-01-071-0/+30
* [X86] Add some 8 and 16-bit instructions to the load folding tables.Craig Topper2018-01-071-0/+6
* [X86] Add EVEX vcvtph2ps to the load folding tables.Craig Topper2018-01-071-1/+4
* [X86] Remove cvtps2ph xmm->xmm from store folding tables. Add the evex versio...Craig Topper2018-01-071-2/+3
* [X86] Add CMP8ri8 to load folding tables.Craig Topper2018-01-071-0/+1
* Remove superfluous break after a return. NFCI.Simon Pilgrim2017-12-171-1/+0
* MachineFunction: Return reference from getFunction(); NFCMatthias Braun2017-12-151-14/+14
* [X86] Rename some instructions that start with Int_ to have the _Int at the end.Craig Topper2017-12-101-64/+64
* [X86] Fix a few instructions that were named Z512 instead of just Z.Craig Topper2017-12-101-3/+3
* [X86] Rename some instructions so that 'b' is added as a suffix instead of re...Craig Topper2017-12-101-6/+6
* [X86] Rename the rb form of scalar ADD/SUB/MUL/DIV to include _Int since they...Craig Topper2017-12-101-6/+6
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-5/+5
* Re-commit r319490 "XOR the frame pointer with the stack cookie when protectin...Hans Wennborg2017-12-051-0/+15
* Revert r319490 "XOR the frame pointer with the stack cookie when protecting t...Hans Wennborg2017-12-041-15/+0
* Mark all library options as hidden.Zachary Turner2017-12-011-2/+3
* XOR the frame pointer with the stack cookie when protecting the stackReid Kleckner2017-11-301-0/+15
* [CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih2017-11-281-1/+1
* [X86] Don't invert NewCC variable while processing the jcc/setcc/cmovcc instr...Craig Topper2017-11-231-7/+9
* [x86][icelake]vpclmulqdq introductionCoby Tayree2017-11-211-1/+5
* [X86] Add scalar register class versions of VRNDSCALE instructions and rename...Craig Topper2017-11-111-2/+6
* [X86] Prevent fast isel from folding loads into the instructions listed in ha...Craig Topper2017-11-011-0/+7
* [X86] Make AVX512_512_SET0 XMM16-31 lower to 128-bit XOR when AVX512VL is ena...Craig Topper2017-10-311-13/+2
* [X86] Rearrange code in X86InstrInfo.cpp to put all the foldMemoryOperandImpl...Craig Topper2017-10-301-270/+270
* Strip trailing whitespace. NFCI.Simon Pilgrim2017-10-211-4/+4
* [X86][SSE] Add extractps/pextrd equivalence to domain tablesSimon Pilgrim2017-10-211-0/+6
* [X86] Add AVX512 versions of VCVTPD2PS to load folding tables.Craig Topper2017-10-141-0/+3
* [X86] Add AVX512 flavors of VCVTDQ2PD plus VCVTUDQ2PD to the load folding tab...Craig Topper2017-10-141-0/+6
* [X86] Remove TB_NO_REVERSE from VCVTDQ2PDYrr and VCVTPS2PDYrr in the load fol...Craig Topper2017-10-141-2/+2
* [X86] Add missing entries in 'MemoryFoldTable2Addr' to get complete form of t...Ayman Musa2017-10-081-0/+50
* [MachineOutliner] Disable outlining from LinkOnceODRs by defaultJessica Paquette2017-10-071-2/+16
* [X86] Redefine MOVSS/MOVSD instructions to take VR128 regclass as input inste...Craig Topper2017-10-041-10/+0
* [X86] Change register&memory TEST instructions from MRMSrcMem to MRMDstMemCraig Topper2017-10-011-4/+4
* [MachineOutliner] AArch64: Avoid saving + restoring LR if possibleJessica Paquette2017-09-271-30/+54
* Revert r314249 "Recommit r314151 "[X86] Make all the NOREX CodeGenOnly instru...Craig Topper2017-09-271-21/+0
* Revert r314248 "[X86] Don't emit X86::MOV8rr_NOREX from X86InstrInfo::copyPhy...Craig Topper2017-09-271-5/+7
* Recommit r314151 "[X86] Make all the NOREX CodeGenOnly instructions into post...Craig Topper2017-09-261-0/+21
* [X86] Don't emit X86::MOV8rr_NOREX from X86InstrInfo::copyPhysReg.Craig Topper2017-09-261-7/+5
* Revert "[X86] Make all the NOREX CodeGenOnly instructions into postRA pseudos...Benjamin Kramer2017-09-261-21/+0
* [X86] Make all the NOREX CodeGenOnly instructions into postRA pseudos like th...Craig Topper2017-09-251-0/+21
* [X86] Add IFMA instructions to the load folding tables and make them commutab...Craig Topper2017-09-241-0/+53
* [X86] Make sure we still mark the full register as implicitly defined when we...Craig Topper2017-09-241-4/+10
OpenPOWER on IntegriCloud