summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86InstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86] make sure POP has implicit def/use of stack pointer when materializing ...Yuanfang Chen2020-06-171-0/+2
* [X86] Copy the nofpexcept flag when folding a load into an instruction using ...Craig Topper2020-01-131-0/+4
* [X86] Fix typo in getCMovOpcode.Craig Topper2019-12-311-1/+1
* Fix assertion failure in getMemOperandWithOffsetWidthKristof Beyls2019-12-171-2/+3
* [DebugInfo] Make describeLoadedValue() reg awareDavid Stenberg2019-12-091-3/+82
* Revert "[DebugInfo] Make describeLoadedValue() reg aware"David Stenberg2019-12-091-82/+3
* [DebugInfo] Make describeLoadedValue() reg awareDavid Stenberg2019-12-091-3/+82
* [X86] Model MXCSR for all AVX512 instructionsWang, Pengfei2019-12-041-2/+3
* Use MCRegister in copyPhysRegMatt Arsenault2019-11-111-2/+2
* Reland: [TII] Use optional destination and source pair as a return value; NFCDjordje Todorovic2019-11-081-9/+5
* Revert rG57ee0435bd47f23f3939f402914c231b4f65ca5e - [TII] Use optional destin...Simon Pilgrim2019-10-311-5/+9
* [TII] Use optional destination and source pair as a return value; NFCDjordje Todorovic2019-10-311-9/+5
* [cfi] Add flag to always generate .debug_frameDavid Candler2019-10-311-3/+1
* [X86] Rewrite hasReassociableOperands and setSpecialOperandAttr to not hardco...Craig Topper2019-10-301-28/+19
* [DebugInfo] Stop describing imms in TargetInstrInfo's describeLoadedValue() implDavid Stenberg2019-10-231-0/+5
* Prune Analysis includes from SelectionDAG.hReid Kleckner2019-10-191-1/+1
* [X86] convertToThreeAddress, make sure second operand of SUB32ri is really an...Craig Topper2019-10-011-0/+4
* [X86] Add VMOVSSZrrk/VMOVSDZrrk/VMOVSSZrrkz/VMOVSDZrrkz to getUndefRegClearance.Craig Topper2019-09-261-6/+15
* [TargetInstrInfo] Let findCommutedOpIndices take const MachineInstr&Simon Pilgrim2019-09-251-1/+2
* [X86] Allow masked VBROADCAST instructions to be turned into BLENDM with a br...Craig Topper2019-09-171-31/+54
* [X86] Add support for commuting EVEX VCMP instructons with any immediate value.Craig Topper2019-09-171-6/+33
* [X86] Enable commuting of EVEX VCMP for all immediate values during isel.Craig Topper2019-09-171-2/+19
* [X86] Use xorps to create fp128 +0.0 constants.Craig Topper2019-09-091-2/+12
* [DebugInfo][X86] Describe call site values for zero-valued immsDavid Stenberg2019-09-081-0/+5
* [NFC] Make the describeLoadedValue() hook return machine operand objectsDavid Stenberg2019-09-081-1/+1
* [X86] X86InstrInfo::optimizeCompareInstr - fix potential null dereference. Simon Pilgrim2019-09-051-2/+3
* [X86] Add initial support for unfolding broadcast loads from arithmetic instr...Craig Topper2019-09-011-8/+70
* [X86] Compress the flag bits in the folding tables to make room for more bits...Craig Topper2019-08-311-0/+1
* [X86] Merge X86InstrInfo::loadRegFromAddr/storeRegToAddr into their only call...Craig Topper2019-08-301-38/+21
* [X86] Explicitly list all the always trivially rematerializable instructions.Craig Topper2019-08-301-5/+40
* [X86] Mark VPDPWSSD and VPDPWSSDS as commutable. Add stack folding tests.Craig Topper2019-08-231-0/+18
* [X86] Use Register/MCRegister in more places in X86Craig Topper2019-08-161-8/+8
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-35/+34
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-11/+10
* Reland "[DwarfDebug] Dump call site debug info"Djordje Todorovic2019-07-311-1/+87
* [X86] Teach convertToThreeAddress to handle SUB with immediateCraig Topper2019-07-151-0/+45
* [X86] Remove offset of 8 from the call to FuseInst for UNPCKLPDrr folding add...Craig Topper2019-07-141-1/+1
* [X86] Use MachineInstr::findRegisterDefOperand to simplify some code in optim...Craig Topper2019-07-121-9/+3
* [X86] Add NEG to isUseDefConvertible.Craig Topper2019-07-121-0/+5
* Revert "[DwarfDebug] Dump call site debug info"Djordje Todorovic2019-07-121-93/+1
* [X86] Add BLSR and BLSMSK to isUseDefConvertible.Craig Topper2019-07-101-1/+6
* [DwarfDebug] Dump call site debug infoDjordje Todorovic2019-07-091-1/+93
* [X86] Allow execution domain fixing to turn SHUFPD into SHUFPS.Craig Topper2019-07-081-0/+14
* [X86] Make movsd commutable to shufpd with a 0x02 immediate on pre-SSE4.1 tar...Craig Topper2019-07-081-13/+37
* [X86] Add MOVSDrr->MOVLPDrm entry to load folding table. Add custom handling ...Craig Topper2019-07-081-1/+16
* [X86] Remove patterns from MOVLPSmr and MOVHPSmr instructions.Craig Topper2019-07-061-5/+25
* [X86] Correct the size check in foldMemoryOperandCustom.Craig Topper2019-07-051-2/+2
* CodeGen: Introduce a class for registersMatt Arsenault2019-06-241-3/+3
* [X86] Add BLSI to isUseDefConvertible.Craig Topper2019-06-201-0/+4
* [X86] Remove memory instructions form isUseDefConvertible.Craig Topper2019-06-201-15/+15
OpenPOWER on IntegriCloud