summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFObjectWriter.cpp
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Don't crash on unsupported relocationsLuís Marques2019-12-191-2/+11
* [MC] Minor cleanup to MCFixup::Kind handling. NFC.Sam Clegg2019-08-231-1/+1
* [RISCV] Implement getExprForFDESymbol to ensure RISCV_32_PCREL is used for th...Alex Bradbury2019-08-201-0/+5
* [llvm] Migrate llvm::make_unique to std::make_uniqueJonas Devlieghere2019-08-151-1/+1
* [DebugInfo] Generate fixups as emitting DWARF .debug_frame/.eh_frame.Hsiangkai Wang2019-07-191-0/+4
* Revert "[DebugInfo] Generate fixups as emitting DWARF .debug_frame/.eh_frame."Hsiangkai Wang2019-07-181-4/+0
* [DebugInfo] Generate fixups as emitting DWARF .debug_frame/.eh_frame.Hsiangkai Wang2019-07-181-0/+4
* [RISCV] Make RISCVELFObjectWriter::getRelocType check IsPCRelAlex Bradbury2019-07-161-25/+36
* [RISCV] Support assembling %tls_{ie,gd}_pcrel_hi modifiersLewis Revill2019-04-231-0/+4
* [RISCV] Support assembling TLS add and associated modifiersLewis Revill2019-04-041-0/+8
* [RISCV] Support assembling @plt symbol operandsAlex Bradbury2019-04-021-0/+2
* [RISCV] Support assembling %got_pcrel_hi operatorAlex Bradbury2019-02-151-0/+2
* [RISCV] Insert R_RISCV_ALIGN relocation type and Nops for code alignment when...Shiva Chen2019-01-301-0/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RISCV] Support linker relax function call from auipc and jalr to jalShiva Chen2018-05-241-0/+2
* [RISCV] Add symbol diff relocation support for RISC-VAlex Bradbury2018-05-231-0/+16
* MC: Separate creating a generic object writer from creating a target object w...Peter Collingbourne2018-05-211-6/+3
* [RISCV] Support "call" pseudoinstruction in the MC layerShiva Chen2018-04-251-0/+11
* [RISCV] Add support for %pcrel_lo.Ahmed Charles2018-02-061-0/+4
* [RISCV] MC layer support for the jump/branch instructions of the RVC extensionAlex Bradbury2017-12-071-0/+4
* [RISCV] Bugfix createRISCVELFObjectWriterAlex Bradbury2017-10-181-1/+1
* [RISCV] Fix build after r315327Alex Bradbury2017-10-111-2/+4
* [RISCV] Fix build after r315254Alex Bradbury2017-10-101-2/+3
* [RISCV] Add common fixups and relocationsAlex Bradbury2017-09-281-1/+22
* [RISCV] Fix two abuses of llvm_unreachableAlex Bradbury2017-08-201-1/+1
* [RISCV] Set HasRelocationAddend for RISCVELFObjectWriterAlex Bradbury2017-08-201-1/+1
* Removing a switch statement that contains a default label, but no case labels...Aaron Ballman2016-11-021-5/+1
* [RISCV] Add bare-bones RISC-V MCTargetDescAlex Bradbury2016-11-011-0/+51
OpenPOWER on IntegriCloud