summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* ARM: fix big-endian 64-bit cmpxchg.Tim Northover2017-06-301-4/+11
* [ARM] Support constant pools in data when generating execute-only code.Alexandros Lamprineas2017-06-201-15/+39
* Revert "[ARM] Support constant pools in data when generating execute-only code."Alexandros Lamprineas2017-06-141-38/+15
* [ARM] Support constant pools in data when generating execute-only code.Alexandros Lamprineas2017-06-141-15/+38
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-5/+4
* [SelectionDAG] Set ISD::FPOWI to Expand by defaultCraig Topper2017-05-301-4/+0
* [ARM] Fix lowering of misaligned memcpy/memsetJohn Brawn2017-05-261-6/+0
* [ARM] Temporarily disable globals promotion to constant pools to prevent misc...Oleg Ranevskyy2017-05-231-1/+1
* Suppress all uses of LLVM_END_WITH_NULL. NFC.Serge Guelton2017-05-091-2/+2
* [Atomic] Remove IsStore/IsLoad in the interface, and pass the instruction ins...Tim Shen2017-05-091-7/+7
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-2/+1
* ARM: use divmod libcalls on embedded MachO platforms too.Tim Northover2017-05-081-3/+3
* [ARM][NEON] Add support for ISD::ABS lowering Simon Pilgrim2017-05-081-1/+4
* ARM: Compute MaxCallFrame size earlyMatthias Braun2017-05-051-0/+5
* [KnownBits] Add wrapper methods for setting and clear all bits in the underly...Craig Topper2017-05-051-2/+3
* [ARM] ACLE Chapter 9 intrinsicsSam Parker2017-05-041-0/+38
* [SelectionDAG] Use KnownBits struct in DAG's computeKnownBits and simplifyDem...Craig Topper2017-04-281-23/+23
* ARM: make sure we use all entries in a vector before forming a vpaddl.Tim Northover2017-04-211-5/+5
* ARM: don't try to create an i8 -> i32 vpaddl.Tim Northover2017-04-211-2/+5
* ARM: lower "fence singlethread" to a pure compiler barrier.Tim Northover2017-04-201-1/+5
* ARM: handle post-indexed NEON ops where the offset isn't the access width.Tim Northover2017-04-201-5/+2
* [ARM] Rename HW div feature to HW div Thumb. NFCI.Diana Picus2017-04-201-3/+3
* [ARM] Remove redundant computeKnownBits helper.Eli Friedman2017-04-191-29/+14
* [ARM] Use TableGen patterns to select vtbl. NFC.Eli Friedman2017-04-191-0/+6
* DAG: Make mayBeEmittedAsTailCall parameter constMatt Arsenault2017-04-181-1/+1
* [ARM] Check for correct HW div when lowering divmodDiana Picus2017-04-181-1/+3
* [ARM/AArch64] Ensure valid vector element types for interleaved accessesMatthew Simpson2017-04-101-24/+32
* [SelectionDAG] [ARM CodeGen] Fix chain information of LowerMULHuihui Zhang2017-04-061-2/+13
* [DAGCombiner] Add vector demanded elements support to computeKnownBitsForTarg...Simon Pilgrim2017-03-311-0/+1
* [ARM] Fix mixup between Lo and Hi in SMLALBB formation.Eli Friedman2017-03-251-4/+4
* [ARM] Fix computeKnownBits for ARMISD::CMOVPirama Arumuga Nainar2017-03-231-2/+2
* Reapply r298417 "[ARM] Recommit the glueless lowering of addc/adde in Thumb1"Artyom Skrobov2017-03-221-13/+83
* Revert "[ARM] Recommit the glueless lowering of addc/adde in Thumb1, includin...Vitaly Buka2017-03-221-83/+13
* [ARM] Recommit the glueless lowering of addc/adde in Thumb1,Artyom Skrobov2017-03-211-13/+83
* [ARM] Revert r297443 and r297820.Eli Friedman2017-03-211-83/+13
* [ARM] Fix PR32130: Handle promotion of zero sized constants.Vadzim Dambrouski2017-03-201-1/+2
* Make library calls sensitive to regparm module flag (Fixes PR3997).Nirav Dave2017-03-181-1/+1
* Capitalize ArgListEntry fields. NFC.Nirav Dave2017-03-181-12/+12
* Revert "[Thumb1] Fix the bug when adding/subtracting -2147483648"Artyom Skrobov2017-03-151-4/+4
* [Thumb1] Fix the bug when adding/subtracting -2147483648Artyom Skrobov2017-03-151-4/+4
* [ARM] Enable SMLAL[B|T] iselSam Parker2017-03-151-5/+128
* [ARM] Move SMULW[B|T] isel to DAG CombineSam Parker2017-03-141-0/+113
* [Thumb1] combine ADDC/SUBC with a negative immediateArtyom Skrobov2017-03-131-0/+20
* Refactor the multiply-accumulate combines to act onArtyom Skrobov2017-03-101-76/+64
* For Thumb1, lower ADDC/ADDE/SUBC/SUBE via the glueless ARMISD nodes,Artyom Skrobov2017-03-101-12/+63
* [ARM] Reapply r296865 "[ARM] fpscr read/write intrinsics not aware of each ot...Ranjeet Singh2017-03-071-3/+4
* [ARM/AArch64] Support wide interleaved accessesMatthew Simpson2017-03-021-53/+140
* [ARM] don't transform an add(ext Cond), C to select unless there's a setcc of...Sanjay Patel2017-02-271-1/+1
* Fix PR31896.Evgeniy Stepanov2017-02-211-5/+8
* [ARM] Replace HasT2ExtractPack with HasDSPSam Parker2017-02-171-2/+2
OpenPOWER on IntegriCloud