summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [AArch64] Promote loads from storesJun Bum Lim2015-12-181-3/+280
* [AArch64]Merge narrow zero stores to a wider storeJun Bum Lim2015-11-201-16/+80
* [AArch64] Refactoring aarch64-ldst-opt. NCF.Jun Bum Lim2015-11-191-16/+13
* [AArch64]Extend merging narrow loads into a wider loadJun Bum Lim2015-11-191-26/+107
* [AArch64] Fix halfword load merging for big-endian targetsOliver Stannard2015-11-101-3/+9
* [AArch64]Enable the narrow ld promotion only on profitable microarchitecturesJun Bum Lim2015-11-061-8/+22
* [AArch64]Merge halfword loads into a 32-bit loadJun Bum Lim2015-10-271-45/+216
* Revert "[AArch64]Merge halfword loads into a 32-bit load"James Molloy2015-10-231-215/+45
* [AArch64]Merge halfword loads into a 32-bit loadJun Bum Lim2015-10-191-45/+215
* [AArch64] Deprecate a command-line option used for testing.Chad Rosier2015-10-011-12/+4
* [AArch64] Hoist commonly failing check. NFC.Chad Rosier2015-10-011-6/+6
* [AArch64] Rename variable to improve readability. NFC.Chad Rosier2015-10-011-10/+10
* [AArch64] Update comment to reflect reality.Chad Rosier2015-10-011-2/+2
* [AArch64] Remove an unnecessary restriction on pre-index instructions.Chad Rosier2015-09-301-2/+1
* [AArch64] Use helper function to improve readability. NFC.Chad Rosier2015-09-301-2/+1
* [AArch64] Add support for pre- and post-index LDPSWs.Chad Rosier2015-09-291-5/+7
* [AArch64] Add integer pre- and post-index halfword/byte loads and stores.Chad Rosier2015-09-291-1/+27
* [AArch64] Scale offsets by the size of the memory operation. NFC.Chad Rosier2015-09-291-17/+21
* [AArch64] Remove some redundant cases. NFC.Chad Rosier2015-09-291-23/+15
* [AArch64] Add support for generating pre- and post-index load/store pairs.Chad Rosier2015-09-251-43/+173
* [AArch64] Improve the readability of the ld/st optimization pass. NFC.Chad Rosier2015-09-241-4/+4
* [AArch64] Refactor pre- and post-index merge fuctions into a single function....Chad Rosier2015-09-231-59/+16
* Revert "[AArch64] Improve load/store optimizer to handle LDUR + LDR."Chad Rosier2015-09-031-77/+21
* [AArch64] Improve load/store optimizer to handle LDUR + LDR.Chad Rosier2015-09-031-21/+77
* [AArch64] Reuse MayLoad. NFC.Chad Rosier2015-09-031-1/+1
* [AArch64] Remove a use-after-free when collecting stats.Chad Rosier2015-08-261-4/+4
* Revert "[AArch64] Simplify/refactor code to ease code review. NFC."Renato Golin2015-08-191-32/+18
* [AArch64] Simplify/refactor code to ease code review. NFC.Chad Rosier2015-08-191-18/+32
* [AArch64] Simplify the logic for computing in bounds offset. NFC.Chad Rosier2015-08-181-10/+6
* [AArch64] Convert a conditional check that will always be true to an assert. ...Chad Rosier2015-08-101-6/+4
* Typo. Move comment closer to relevant code. NFC.Chad Rosier2015-08-101-3/+4
* [AArch64][LoadStoreOptimizer] Turn a test into an assert. NFC.Quentin Colombet2015-08-071-2/+2
* [AArch64] Use a static function and other minor cleanup for readability. NFC.Chad Rosier2015-08-061-11/+12
* [AArch64] Improve the readability of the ld/st optimization pass. NFC.Chad Rosier2015-08-061-37/+48
* [AArch64] Register (existing) AArch64LoadStoreOpt pass with LLVM pass manager.Chad Rosier2015-08-051-2/+13
* Update comment. NFC.Chad Rosier2015-08-051-2/+2
* Convert some AArch64 code to foreach loops. NFC.Pete Cooper2015-08-031-3/+2
* Simplify switch as all cases other than default return true. NFC.Chad Rosier2015-07-221-10/+0
* Follow up to r242810. NFC.Chad Rosier2015-07-211-1/+1
* [AArch64] Simplify the passing of arguments. NFC.Chad Rosier2015-07-211-23/+37
* [AArch64] Remove an overly conservative check when generating store pairs.Chad Rosier2015-06-091-2/+3
* [AArch64] Enhance the load/store optimizer with target-specific alias analysis.Chad Rosier2015-05-211-20/+51
* MachineInstr: Change return value of getOpcode() to unsigned.Matthias Braun2015-05-181-2/+2
* [AArch64][LoadStoreOptimizer] Generate LDP + SXTW instead of LD[U]R + LD[U]RSW.Quentin Colombet2015-03-061-11/+116
* Migrate AArch64 except for TTI and AsmPrinter away from getSubtargetImpl.Eric Christopher2015-01-281-4/+2
* [AArch64][LoadStoreOptimizer] Form LDPSW when possible.Quentin Colombet2015-01-241-1/+15
* Add missing closing namespace comment.Jim Grosbach2014-08-111-1/+1
* Remove the TargetMachine forwards for TargetSubtargetInfo basedEric Christopher2014-08-041-2/+4
* Run sort_includes.py on the AArch64 backend.Benjamin Kramer2014-07-251-4/+4
* [AArch64] clang-format the load/store optimizer.Tilmann Scheller2014-06-041-16/+25
OpenPOWER on IntegriCloud