summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [TargetLowering] Simplify one of the special cases in SimplifyDemandedBits fo...Craig Topper2018-08-121-21/+21
* [TargetLowering] Use APInt::isSubsetOf to simplify some code. NFCCraig Topper2018-08-121-1/+1
* [TargetLowering] Add BuildSDIVPattern helper to BuildExactSDIV (NFCI).Simon Pilgrim2018-08-091-14/+23
* [TargetLowering] BuildUDIV - Add support for divide by one (PR38477)Simon Pilgrim2018-08-081-7/+8
* [TargetLowering] Remove APInt divisor argument from BuildExactSDIV (NFCI).Simon Pilgrim2018-08-081-14/+22
* [TargetLowering] BuildUDIV - Early out for divide by one (PR38477)Simon Pilgrim2018-08-081-0/+4
* [TargetLowering] Use pre-computed Shift value type in BuildUDIV (NFCI)Simon Pilgrim2018-08-071-9/+5
* [TargetLowering] Add support for non-uniform vectors to BuildUDIVSimon Pilgrim2018-08-071-45/+115
* DAG: Enhance isKnownNeverNaNMatt Arsenault2018-08-031-0/+13
* [TargetLowering] Generalise BuildSDIV functionSimon Pilgrim2018-08-031-2/+8
* Test commit.Hsiangkai Wang2018-07-311-1/+1
* [DAGCombiner][TargetLowering] Pass a SmallVector instead of a std::vector to ...Craig Topper2018-07-301-5/+5
* [TargetLowering] In BuildSDIV, add the MULHS/SMUL_LOHI to the Created vector.Craig Topper2018-07-301-0/+3
* [DAGCombiner][PowerPC][AArch64] Pass Created vector by reference to BuildSDIV...Craig Topper2018-07-301-1/+1
* [SelectionDAG] Pass std::vector by reference instead of by pointer to BuildSD...Craig Topper2018-07-281-16/+12
* [DAGCombine] optimizeSetCCOfSignedTruncationCheck(): handle ule,ugt CondCodes.Roman Lebedev2018-07-261-9/+18
* [Legalize] Elide MERGE_VALUES created by scalarizeVectorLoad.Nirav Dave2018-07-231-0/+2
* Skip out of SimplifyDemandedBits for BITCAST of f16 to i16Stephen Canon2018-07-191-0/+1
* [X86][AArch64][DAGCombine] Unfold 'check for [no] signed truncation' patternRoman Lebedev2018-07-161-0/+78
* Use const APInt& to avoid extra copy. NFCI.Simon Pilgrim2018-07-071-1/+1
* [DAGCombiner] Add EXTRACT_SUBVECTOR to SimplifyDemandedVectorEltsSimon Pilgrim2018-07-071-0/+19
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-4/+4
* Move TargetLoweringObjectFile from CodeGen to Target to fix layeringDavid Blaikie2018-03-231-1/+1
* [TargetLowering] Remove redundant term in two ifs in SimplifySetCC. NFCCraig Topper2018-03-091-2/+2
* [TargetLowering] Remove redundant if condition in SimplifySetcc. NFCCraig Topper2018-03-081-1/+1
* [TargetLowering] Add vector BITCAST support to SimplifyDemandedVectorEltsSimon Pilgrim2018-03-061-0/+68
* [SelectionDAG] Support some SimplifySetCC cases for comparing against vector ...Craig Topper2018-03-011-3/+6
* [TargetLowering] SimplifyDemandedVectorElts - pass demanded elts through ADD/...Simon Pilgrim2018-02-241-0/+13
* [TargetLowering] SimplifyDemandedVectorElts - pass demanded elts through TRUN...Simon Pilgrim2018-02-241-0/+5
* [TargetLowering] Rename isCondCodeLegal to isCondCodeLegalOrCustom. Add real ...Craig Topper2018-02-221-3/+4
* [SelectionDAG] Support known true/false SimplifySetCC cases for comparing aga...Craig Topper2018-02-201-58/+87
* [SelectionDAG] Add LegalTypes flag to getShiftAmountTy. Use it to unify and s...Craig Topper2018-02-201-11/+10
* [SelectionDAG] SimplifyDemandedVectorElts - add support for VECTOR_INSERT_ELTSimon Pilgrim2018-02-171-0/+34
* Fix signed/unsigned comparison warning. NFCI.Simon Pilgrim2018-02-161-1/+1
* Fix signed/unsigned comparison warning. NFCI.Simon Pilgrim2018-02-161-3/+3
* [SelectionDAG] Enable SimplifyDemandedVectorElts support for simplifying shuf...Simon Pilgrim2018-02-161-0/+25
* [SelectionDAG] Add initial SimplifyDemandedVectorElts support for simplifying...Simon Pilgrim2018-02-161-0/+20
* [SelectionDAG] Add initial implementation of TargetLowering::SimplifyDemanded...Simon Pilgrim2018-02-151-0/+203
* [SelectionDAG] Remove duplicate code from TargetLowering::SimplifySetCC.Craig Topper2018-02-141-4/+0
* [TargetLowering] try to create -1 constant operand for math ops via demanded ...Sanjay Patel2018-02-111-0/+21
* [SelectionDAG] Remove TargetLowering::getConstTrueVal. Use SelectionDAG::getB...Craig Topper2018-02-111-10/+0
* [SelectionDAG] Add a helper function for creating a boolean constant based on...Craig Topper2018-02-081-32/+19
* [TargetLowering] use local variable to reduce duplication; NFCISanjay Patel2018-02-061-52/+32
* [TargetLowering] use local variables to reduce duplication; NFCISanjay Patel2018-02-061-6/+6
* [SelectionDAG] Consider endianness in scalarizeVectorStore().Jonas Paulsson2018-02-021-2/+5
* [TargetLowering] Teach TargetLowering::SimplifySetCC to simplify setcc of vXi...Craig Topper2018-01-271-14/+16
* [SelectionDAG] Fix codegen of vector stores with non byte-sized elements.Jonas Paulsson2018-01-201-5/+31
* [TargetLowering] add punctuation for readability; NFCSanjay Patel2018-01-181-1/+1
* [DAG] Fix for Bug PR34620 - Allow SimplifyDemandedBits to look through bitcastsSimon Pilgrim2018-01-071-0/+6
* [SelectionDAG] Reverse the order of operands in the ISD::ADD created by Targe...Craig Topper2017-12-221-1/+1
OpenPOWER on IntegriCloud