summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
...
* [DataLayout] Fix occurrences that size and range of pointers are assumed to b...Nicola Zaghen2019-12-121-2/+2
* [NFC][llvm][MIRVRegNamerUtils] Moving methods around. Making some private.Puyan Lotfi2019-12-122-13/+9
* [llvm][MIRVRegNamerUtils] Adding hashing on memoperands.Puyan Lotfi2019-12-111-0/+11
* [IR] Split out target specific intrinsic enums into separate headersReid Kleckner2019-12-115-1/+8
* Revert "[DWARF] Allow cross-CU references of subprogram definitions"Vedant Kumar2019-12-114-26/+7
* Revert "[SDAG] remove use restriction in isNegatibleForFree() when called fro...Sanjay Patel2019-12-111-19/+16
* [LegalizeTypes] In SoftenFloatRes_FP_EXTEND, move the check for input already...Craig Topper2019-12-111-9/+8
* [SDAG] remove use restriction in isNegatibleForFree() when called from getNeg...Sanjay Patel2019-12-111-16/+19
* Revert "[AArch64][SVE] Implement intrinsics for non-temporal loads & stores"Kerry McLaughlin2019-12-111-4/+1
* [AArch64][SVE] Implement intrinsics for non-temporal loads & storesKerry McLaughlin2019-12-111-1/+4
* [ARM][LowOverheadLoops] Remove dead loop update instructions.Sjoerd Meijer2019-12-112-1/+37
* [ARM][TypePromotion] Enable by defaultSam Parker2019-12-111-3/+21
* [PowerPC] [CodeGen] Use MachineBranchProbabilityInfo in EarlyIfPredicator to ...shkzhang2019-12-111-3/+7
* [LiveRegUnits] Add phys_regs_and_masks iterator range (NFC).Florian Hahn2019-12-112-42/+31
* [LegalizeTypes] Remove manual worklist management from SoftenFloatRes_FP_EXTEND.Craig Topper2019-12-103-9/+2
* Revert "[DebugInfo] Refactored macro related generation, added a test case fo...Nico Weber2019-12-102-9/+19
* [llvm][MIRVRegNamerUtil] Adding hashing against MachineInstr flags.Puyan Lotfi2019-12-101-1/+1
* [FPEnv][X86] Constrained FCmp intrinsics enabling on X86Wang, Pengfei2019-12-111-20/+41
* DebugInfo: Clarify some more reasons v4 loc.dwo can't share much implementati...David Blaikie2019-12-101-0/+2
* [DWARF] Allow cross-CU references of subprogram definitionsVedant Kumar2019-12-104-7/+26
* [DebugInfo] Refactored macro related generation, added a test case for macinf...Sourabh Singh Tomar2019-12-112-19/+9
* Recommit "[DWARF5] Start emitting DW_AT_dwo_name when -gdwarf-5 is specified."Sourabh Singh Tomar2019-12-111-5/+11
* Revert "[DWARF5] Start emitting DW_AT_dwo_name when -gdwarf-5 is specified."Sourabh Singh Tomar2019-12-111-11/+5
* [DWARF5] Start emitting DW_AT_dwo_name when -gdwarf-5 is specified.Sourabh Singh Tomar2019-12-111-5/+11
* Revert 30e8f80fd5a4 "[DebugInfo] Don't create multiple DBG_VALUEs when sinking"Hans Wennborg2019-12-101-74/+10
* [TypePromotion] Query target register widthSam Parker2019-12-101-2/+13
* [AArch64] Fix issues with large arrays on stackKiran Chandramohan2019-12-102-7/+7
* [LegalizeTypes] Bugfixes for big-endian targets when handling BITCASTsMikael Holmen2019-12-102-7/+33
* [NFCi][llvm][MIRVRegNamerUtils] Making some code cleanup and stylistic changes.Puyan Lotfi2019-12-092-74/+44
* [MC] Delete MCCodePadderFangrui Song2019-12-091-24/+1
* [NFC][MacroFusion] Adding the assertion if someone want to fuse more than 2 i...QingShan Zhang2019-12-101-0/+8
* [PGO][PGSO] Instrument the code gen / target passes.Hiroshi Yamauchi2019-12-0911-57/+184
* [ModuloSchedule] Fix data types in ModuloScheduleExpander::isLoopCarriedThomas Raoux2019-12-091-2/+2
* [DebugInfo] Nerf placeDbgValues, with prejudiceJeremy Morse2019-12-091-27/+31
* [DebugInfo] Make describeLoadedValue() reg awareDavid Stenberg2019-12-092-38/+54
* Revert "[DebugInfo] Make describeLoadedValue() reg aware"David Stenberg2019-12-092-54/+38
* [DebugInfo] Make describeLoadedValue() reg awareDavid Stenberg2019-12-092-38/+54
* Revert 393dacacf7e7 "[ARM] Enable TypePromotion by default"Hans Wennborg2019-12-091-21/+3
* [NFC][LivePhysRegs] Fix incorrect commentrollrat2019-12-081-1/+1
* [FPEnv] Constrained FCmp intrinsicsUlrich Weigand2019-12-077-22/+106
* [TargetLowering] Fix another potential FPE in expandFP_TO_UINTCraig Topper2019-12-061-15/+15
* Revert "[PGO][PGSO] Instrument the code gen / target passes."Hiroshi Yamauchi2019-12-0611-181/+57
* [PGO][PGSO] Instrument the code gen / target passes.Hiroshi Yamauchi2019-12-0611-57/+181
* [MBP] Avoid tail duplication if it can't bring benefitGuozhi Wei2019-12-061-4/+53
* [LegalizeTypes] Add missing case for STRICT_FP_ROUND softeningJohn Brawn2019-12-061-0/+1
* [DebugInfo][CGP] Update dbg.values when sinking address computationsJeremy Morse2019-12-061-0/+25
* [FPEnv][SelectionDAG] Relax chain requirementsUlrich Weigand2019-12-062-8/+18
* [Dsymutil][NFC] Move NonRelocatableStringpool into common CodeGen folder.Alexey Lapshin2019-12-062-0/+55
* DebugInfo: Pull out a common expression.David Blaikie2019-12-051-3/+5
* [RegisterCoalescer] Fix the creation of subranges when rematerialization is usedQuentin Colombet2019-12-051-2/+9
OpenPOWER on IntegriCloud