Commit message (Collapse)AuthorAgeFilesLines
* Bump FPGA version numberHEADv1.08masterRaptor Engineering Development Team2019-07-241-1/+1
* Fix poweroff fail for Talos liteXing Zhao2019-07-241-6/+6
| | | | | | | | Talos lite has only one socket and unmounted all the components related to the second CPU. False power good of the second CPU's power may casue the system poweroff fail. So gate the power good of the second CPU's power by the present signal of the second CPU. Signed-off-by: Xing Zhao <>
* Bump FPGA version numberRaptor Engineering Development Team2019-05-151-1/+1
* Use onboard oscillator on PCB revision 1.01 and higherRaptor Engineering Development Team2019-04-302-40/+21
| | | | This breaks compatibility with PCB revision 1.00
* Add missing build dependency to READMEtalos-pcb-rev1.00Raptor Engineering Development Team2019-04-291-1/+1
* Add initial fileRaptor Engineering Development Team2019-04-291-0/+27
* Add initial pre-PAR simulation framework from internal filesRaptor Engineering Development Team2019-03-143-9/+150
* Fix regulator test modev1.07Raptor Engineering Development Team2018-06-141-6/+8
* Add regulator test mode for manufacturingRaptor Engineering Development Team2018-06-111-7/+9
* Enable pullup on secondary CPU presence detect pinRaptor Engineering Development Team2018-06-062-3/+13
| | | | Bump FPGA version
* Fix LICENSE textv1.06.1Raptor Engineering Development Team2018-05-171-1/+1
* Remove ATX power good filtering logicv1.06Raptor Engineering Development Team2018-05-131-23/+1
| | | | | ATX PG must remain high for minimum periods according to the specification Don't try to work around faulty external power supply designs
* Move ATX force enable to I2C register 0x33Raptor Engineering Development Team2018-05-132-13/+22
| | | | | | Expose mode select jumper to host Switch ATX PG filter to slower clock source and reduce counter width Bump FPGA version in preparation for release
* Extend ATX power enable signalRaptor Engineering Development Team2018-05-021-34/+36
| | | | | | | The ATX specification allows up to 500ms for the ATX power good signal to be asserted after power on request Extend time from power on request to fault condition set to about 800ms in order to ensure that PSUs close to the specification margins do not induce spurious faults.
* Update BMC reset logicv1.05Raptor Engineering Development Team2018-04-261-3/+3
| | | | Reset now attempted after 30 seconds of failure to exit U-boot
* Fix BMC watchdogRaptor Engineering Development Team2018-04-232-60/+83
| | | | | | Debounce ATX power good to work around certain Delta PSUs asserting PG before rails can be loaded Initialize various registers to 0 to save die area Bump version number for further development
* Wire second debug jumper as VGA disable, and expose value to hostv1.04Raptor Engineering Development Team2018-04-142-5/+4
| | | | Bump revision number reported to 0x07
* Fix BMC-initiated error clearRaptor Engineering Development Team2018-04-111-2/+2
* Add BMC startup watchdogv1.03Raptor Engineering Development Team2018-03-071-1/+23
| | | | This works around ASpeed fast blink boot hang errata (app note #3)
* Add LED override readbackv1.02Raptor Engineering Development Team2018-02-191-0/+3
* Add manufacturing fault trace logic for power sequencingRaptor Engineering Development Team2018-02-131-6/+22
| | | | Explicitly call out register addresses
* Enhance front panel LED compatibility with SuperMicro chassis optionsv1.01Raptor Engineering Development Team2018-01-281-6/+21
* Add pullup on FlexVer™ reset linev1.00Raptor Engineering Development Team2018-01-231-2/+12
* Separate BMC status and chassis reset request linesRaptor Engineering Development Team2018-01-222-16/+8
* Remove DD1 VCS overcurrent bug hackRaptor Engineering Development Team2018-01-222-11/+1
* Add I2C write capabilityRaptor Engineering Development Team2018-01-193-7/+63
| | | | Add front panel LED override
* Switch U-Boot phase indicators to staggered faderRaptor Engineering Development Team2018-01-171-6/+37
* Indicate BMC boot phase as follows:Raptor Engineering Development Team2018-01-171-6/+48
| | | | | 1.) Initial power-on / U-Boot: KR pattern 2.) Kernel / userspace booting: fading pattern
* Correct polarity of BMC boot complete signalRaptor Engineering Development Team2018-01-172-9/+39
| | | | Use fading startup pattern instead of prior KR pattern
* Fix power rails not going offline on system shutdownRaptor Engineering Development Team2018-01-171-2/+2
* Speed BMC boot pattern up somewhatRaptor Engineering Development Team2018-01-171-2/+2
* Enable network link and activity LEDs on front and rear panelRaptor Engineering Development Team2018-01-171-12/+77
* Expose power good/enable busses to I2C for debugging and diagnostic purposesRaptor Engineering Development Team2018-01-161-0/+16
* Use open drain output on CPU standby reset lineRaptor Engineering Development Team2018-01-161-2/+15
* Take fan controller out of reset when BMC power good is establishedRaptor Engineering Development Team2018-01-131-2/+2
* Convert combinatorial logic to registered logic to work around apparent ↵Raptor Engineering Development Team2018-01-123-113/+201
| | | | | | | | | Yosys bug Add initial internal oscillator Fix license in PCF file Tested to work on initial Talos™ II hardware
* Fix license template in MakefileRaptor Engineering Development Team2018-01-071-3/+20
* Add vendor ID registersRaptor Engineering Development Team2017-12-311-3/+22
| | | | Add CPU1 presence detect to response field
* Properly generate programming fileRaptor Engineering Development Team2017-12-301-2/+2
* Add initial Talos™ II front panel control logicRaptor Engineering Development Team2017-12-303-15/+128
| | | | Add initial Talos™ II system control logic
* Remove spurious power_sequencer.v fileRaptor Engineering Development Team2017-12-302-224/+2
* Initial buildable variant for Talos™ IIRaptor Engineering Development Team2017-12-306-621/+847
* Initial conversion pass VHDL to VerilogRaptor Engineering Development Team2017-12-299-1603/+1038
* Prepare files for Talos™ II modificationsRaptor Engineering Development Team2017-12-293-130/+130
* Initial import of Romulus support filesIBM2017-12-294-0/+1603
OpenPOWER on IntegriCloud