summaryrefslogtreecommitdiffstats
path: root/import
Commit message (Collapse)AuthorAgeFilesLines
* Fix mask calculation in buffer insert functionSantosh Puranik2015-12-041-5/+5
| | | | | | | | | | Change-Id: Iec346df5b73f4e1796a73b1c6ac8fcebfcf58c4d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21589 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22419
* Entries for p9_sbe_load_bootloaderSunil.Kumar2015-12-041-1/+8
| | | | | | | | | | Change-Id: I7072f561a8acb214fec2729e4ab1b56a672ae74c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22363 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Martin Peschke <mpeschke@de.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22454 Tested-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Avoid hash collision in ppe.Sachin Gupta2015-12-041-1/+1
| | | | | | | | | | Change-Id: I6e719a03a21899d8cb3cbd392b249dcd7b848edc Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22238 Tested-by: Jenkins Server Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22453 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Checking in the L2 p9_sbe_load_bootloader proceduresCHRISTINA L. GRAVES2015-12-011-0/+47
| | | | | | | | | | | | Change-Id: Ib58e6601873a17c35703e8795f82e2a33ce37618 Original-Change-Id: Iaba2952f7e01257e7d170bbf70dd16ae9f68eb2e Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20631 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: PRACHI GUPTA <pragupta@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22358 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Changing data inputs from 64 to 8-bit array and adding firstGranuleCHRISTINA L. GRAVES2015-12-011-1/+1
| | | | | | | | | | | | Change-Id: Ic88c9a32d3b63d18aab9c9d20ff3344e293cd80b Original-Change-Id: I583570ef970fcc03a0a6f9dfd30098a5150b3cd3 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21682 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: Thi N. Tran <thi@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22332 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Updates for p9_revert_sbe_mcs_setup, p9_sbe_mcs_setup (Level 2)Joe McGill2015-12-011-2/+0
| | | | | | | | | | | | | | | | | | Add p9_revert_sbe_mcs_setup L2 content Update p9_sbe_mcs_setup to consider drawer base address, MI target type Add common routine in p9_fbc_utils to determine chip base addresses Update p9_sbe_bootloader to reference common base address routine Change size of fabric system ID attribute to accomodate small sytem memory map Change-Id: I203e58f98ad6f6041b7a1dbefba43ec44213594d Original-Change-Id: Ifaf016b04c8cf7efbd6e5ee668f22a8059f0ed8d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21908 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: CHRISTINA L. GRAVES <clgraves@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22331 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Checking in the L2 p9_sbe_load_bootloader proceduresCHRISTINA L. GRAVES2015-12-012-0/+142
| | | | | | | | | | | | Change-Id: I9c45fe9b7293d723747c69d86b164fb583d4d154 Original-Change-Id: Iaba2952f7e01257e7d170bbf70dd16ae9f68eb2e Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20631 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: PRACHI GUPTA <pragupta@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22330 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Shift HWP content to align with desired EKB layoutJoe McGill2015-12-013-0/+333
| | | | | | | | | | | Change-Id: I52a1d80d7d0d1c20a7dfcf752815bf7454337542 Original-Change-Id: Id22bf63b31e0631685139b9695c5a443cf4f2298 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20714 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22329 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Revert "Revert "FAPI cleanup in PPE""Santosh Puranik2015-11-307-1047/+0
| | | | | | | | | | This reverts commit 55cbb4e99f0eba76f27eed20cf5f704e495a1158. Change-Id: I9ffea263a80c5c6dabc1609a6e2ef7966f7e468d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21804 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
* Changing data inputs from 64 to 8-bit array and adding firstGranuleCHRISTINA L. GRAVES2015-11-254-17/+31
| | | | | | | | | | | | Change-Id: I50b8382e52053f55c63a84cf73ec86c3434cdcf6 Original-Change-Id: I583570ef970fcc03a0a6f9dfd30098a5150b3cd3 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21682 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: Thi N. Tran <thi@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22324 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Attribute Xml required for ppe RepoSunil.Kumar2015-11-251-0/+55
| | | | | | | | | Change-Id: If15feb5966c1410ddb985c3bd826a50d048b5446 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22230 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22322
* Changing data inputs from 64 to 8-bit array and adding firstGranuleCHRISTINA L. GRAVES2015-11-251-2/+6
| | | | | | | | | | | Change-Id: I583570ef970fcc03a0a6f9dfd30098a5150b3cd3 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21682 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: Thi N. Tran <thi@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22321 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Updates for p9_revert_sbe_mcs_setup, p9_sbe_mcs_setup (Level 2)Joe McGill2015-11-251-35/+16
| | | | | | | | | | | | | | | | | | Add p9_revert_sbe_mcs_setup L2 content Update p9_sbe_mcs_setup to consider drawer base address, MI target type Add common routine in p9_fbc_utils to determine chip base addresses Update p9_sbe_bootloader to reference common base address routine Change size of fabric system ID attribute to accomodate small sytem memory map Change-Id: I36cf7eb3ba77a59c6dd23bfceef5e63c59c6205e Original-Change-Id: Ifaf016b04c8cf7efbd6e5ee668f22a8059f0ed8d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21908 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: CHRISTINA L. GRAVES <clgraves@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22320 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* FBC Level 1 proceduresJoe McGill2015-11-251-1/+1
| | | | | | | | | | | | | | | Shells for p9_build_smp, p9_fab_iovalid, p9_smp_link_layer Supporting attribute definitions Change-Id: I2a07492646138745277e13c119cf6ac151aa3adc Original-Change-Id: I59f7fb0f13ee190cd790ea5771f4a32faaa165d9 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21570 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: CHRISTINA L. GRAVES <clgraves@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22319 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Checking in the L2 p9_sbe_load_bootloader proceduresCHRISTINA L. GRAVES2015-11-251-0/+168
| | | | | | | | | | | | Change-Id: I0bf78430de40c7031ec0a27e10e30f2027bbdef6 Original-Change-Id: Iaba2952f7e01257e7d170bbf70dd16ae9f68eb2e Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20631 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: PRACHI GUPTA <pragupta@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22318 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Shift HWP content to align with desired EKB layoutJoe McGill2015-11-252-0/+636
| | | | | | | | | | | Change-Id: I2d2407432494870a14ea29c5bc11e03011f38cdf Original-Change-Id: Id22bf63b31e0631685139b9695c5a443cf4f2298 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20714 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22317 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Adding target for lco_m, changed flags, changed INF to DBGCHRISTINA L. GRAVES2015-11-201-4/+12
| | | | | | | | | | | | Change-Id: I4f9abcfe6b411e69b692f47bef79452dc12a782c Original-Change-Id: Ia390e82f22aea05e1fc24f203c0e2cfdfcc71a2d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20576 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22236 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Checking in the L2 p9_pba_access and p9_pba_setup proceduresCHRISTINA L. GRAVES2015-11-201-0/+60
| | | | | | | | | | | Change-Id: If737c12b1b3446c85be6e3e60c7b53f2f64e872b Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19425 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22235 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Changing address because of fix in the new modelCHRISTINA L. GRAVES2015-11-201-3/+1
| | | | | | | | | | | Change-Id: I035b3fa70fba14175201a262578cf064aeaebe9b Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21134 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22234 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Adding target for lco_m, changed flags, changed INF to DBGCHRISTINA L. GRAVES2015-11-206-227/+218
| | | | | | | | | | | Change-Id: Ia390e82f22aea05e1fc24f203c0e2cfdfcc71a2d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20576 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22233 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Shift HWP content to align with desired EKB layoutJoe McGill2015-11-207-0/+1057
| | | | | | | | | | | Change-Id: I0e43617142a9ce830bf990987fa57bbb81537bce Original-Change-Id: Id22bf63b31e0631685139b9695c5a443cf4f2298 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20714 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21868 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Fix for ppe compilatoin errorSunil.Kumar2015-11-203-41/+131
| | | | | | | | | | Change-Id: Ie28a79f48a78a8d0e97a1b218b9772b1f9ee7549 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22152 Tested-by: Jenkins Server Reviewed-by: YUE DU <daviddu@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22226 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2015-11-192-0/+120
| | | | | | | | | | Change-Id: I768bd12b2337e63c5474f1ca976e3d6da8664ff1 Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22208 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Regenerated header files from e9029Ben Gass2015-11-195-31917/+55297
| | | | | | | | | | | | New figdb, added map file from consts to regs Change-Id: Ida4e1d33e7ad51d44eadf25a2a48be45dfd507f0 Original-Change-Id: Ie31dacbb66ac374bb24adb2f62b09725ac30c56a Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21994 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22203 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Updates for p9_revert_sbe_mcs_setup, p9_sbe_mcs_setup (Level 2)Joe McGill2015-11-193-59/+194
| | | | | | | | | | | | | | | | | | Add p9_revert_sbe_mcs_setup L2 content Update p9_sbe_mcs_setup to consider drawer base address, MI target type Add common routine in p9_fbc_utils to determine chip base addresses Update p9_sbe_bootloader to reference common base address routine Change size of fabric system ID attribute to accomodate small sytem memory map Change-Id: I57938d51ccce85bad5b6ecc797a23e6972901bd0 Original-Change-Id: Ifaf016b04c8cf7efbd6e5ee668f22a8059f0ed8d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21908 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: CHRISTINA L. GRAVES <clgraves@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22202 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2015-11-1928-948/+639
| | | | | | | | | | Change-Id: Ieed437e695e41d32290ded003ec76162ad322914 Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22201 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* p9_sbe_setup_boot_freq Level 2 - Setup boot frequencySudheendra K Srivathsa2015-11-191-0/+10
| | | | | | | | | | | Change-Id: I2b123188915e54f159ff374a6399402d55a541e7 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21483 Tested-by: Jenkins Server Reviewed-by: Bilicon Patil <bilpatil@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22200 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Level 2 HWP p9_sbe_tp_chiplet_init3.CSunil.Kumar2015-11-191-24/+19
| | | | | | | | | | | Change-Id: I957114467960b6d65cd231e00fedcea643e02334 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21035 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Reviewed-by: Parvathi Rachakonda Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22199 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2015-11-181-0/+125
| | | | | | | | | | Change-Id: Ie8f4d008566cdb1b16f8662c0dd9db95f380ecc8 Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22143 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Regenerated header files from e9029Ben Gass2015-11-182-2316/+7914
| | | | | | | | | | | | New figdb, added map file from consts to regs Change-Id: I88d5b3807ffff8c94edc0a5eea28e59d19520b7c Original-Change-Id: Ie31dacbb66ac374bb24adb2f62b09725ac30c56a Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21994 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22142 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2015-11-182-0/+228
| | | | | | | | | | Change-Id: I4adce4713ce6a98874e940fdd75878bde6f13e50 Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22141 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Generated from n10_e9024_tp023_spider_u223_01Ben Gass2015-11-182-0/+18730
| | | | | | | | | | | | | | | Updates to scom address translation code were also included. Fixes from previous builds should have been maintained. Change-Id: I542bec3947ebf2511553f638f0c83ef1fe26c44e Original-Change-Id: I8063105bfad25c4ba19f8117e73ff99cdc4060a4 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19906 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: James N. Klazynski <jklazyns@us.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22140 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2015-11-183-0/+590
| | | | | | | | | | Change-Id: Ide737e3ae09e54c6b58e75dfc2029b7d31923ebe Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22136 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Poweronoff Hcode Procedures using APIDavid Young2015-11-183-188/+0
| | | | | | | | | | | | | | | | | | Poweronoff, core_poweron, cache_poweron run on cronus. Wrapper functions included. Multiple targets enabled and tested. Poweron core only turns on Vdd. XML error file added. Change-Id: If1243d8e82c6ca0a188c534032a10d5237e31bef Original-Change-Id: I0b334b5f3f2c36bc4499bd6e16acf472dd3c6c41 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17846 Reviewed-by: Bilicon Patil <bilpatil@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Tested-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22135 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 1] Cache + Core Hcode Procedures with API and Attribute definedYue Du2015-11-183-0/+188
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Patch 6 Update: FW owner email address fix Patch 5 Update: target types fixed, all compiles now. (Will rework them when multicast target is ready in Fapi2) add @brief to function doxygen add FW Owners to all headers typo fixes Note: NOT fixed with this update or this level 1 release but was commented: 1) still need a solution for document attributes in doxygen headers. 2) All traces in procedures including entry/exit are going to be finalized in future releases as the function body development reaches next maturity. There will be more discussion in-term/inter-term on how to do tracing overall on these procs, dont want to block this release because of it. Patch 3 Update: addressed comments from Patch 2 review. merged p9_hcd_cache/core_sp_runtime_scom and p9_hcd_cache/core_host_runtime_scom into p9_hcd_cache/core_ras_runtime_scom based on changes in P9_IPL_Flow.doc(v55) Patch 2 Update: renamed proc_* to p9_* for all procedure filenames per comment in Patch 1 Note: 1) Due to ongoing interface discussion and resolution, some of these procedures are not yet ready for building under Cronus. Regular Fapi2 build is ready. If you see some of Fapi2 Target Types in these procedures are not in Fapi2 yet, that is because they are currently in discussion of addition to Fapi2. 2) There are ongoing function body development in the code, which are all "#if 0" out in this level 1 release. The effective code in all files are only the API prototypes. Please focus your review only to the interfaces. 3) cache/core runinit is for SGPE and CME at runtime only, not for IPL or SBE. 4) common_pro_epi_log and common_poweronoff are subroutine support(not in IPL_Flow) Change-Id: I50af660e3942311448746521bfeae1a3e977af9d Original-Change-Id: I46f07bb3e7cf050256c123e7f16982ccead2ceda Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17193 Reviewed-by: Reshmi Nair <reshminair@in.ibm.com> Reviewed-by: Sangeetha T S <sangeet2@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Tested-by: Brian Silver <bsilver@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22134 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Jenkins Server
* Updates for p9_revert_sbe_mcs_setup, p9_sbe_mcs_setup (Level 2)Joe McGill2015-11-173-144/+189
| | | | | | | | | | | | | | | | | Add p9_revert_sbe_mcs_setup L2 content Update p9_sbe_mcs_setup to consider drawer base address, MI target type Add common routine in p9_fbc_utils to determine chip base addresses Update p9_sbe_bootloader to reference common base address routine Change size of fabric system ID attribute to accomodate small sytem memory map Change-Id: Ifaf016b04c8cf7efbd6e5ee668f22a8059f0ed8d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21908 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: CHRISTINA L. GRAVES <clgraves@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22132 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Nest Level 2 SBE ProceduresJoe McGill2015-11-171-0/+32
| | | | | | | | | | | | | | | | EKB refresh for p9_sbe_mcs_setup, p9_sbe_scominit Update with current nest attribute content Change-Id: I3c4f05fa1c3ce51860b34002ddab0e15cabe6ed0 Original-Change-Id: Ica23209022a66e98101848ef678fd13b21650013 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20908 Tested-by: Jenkins Server Reviewed-by: CHRISTINA L. GRAVES <clgraves@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: GIRISANKAR PAULRAJ <gpaulraj@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22131 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Regenerated header files from e9029Ben Gass2015-11-173-3152/+8194
| | | | | | | | | | | | New figdb, added map file from consts to regs Change-Id: I499138731c60d3f6e5e149259957b71e66da63ed Original-Change-Id: Ie31dacbb66ac374bb24adb2f62b09725ac30c56a Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21994 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22130 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Initial release for p9_scominfo HWPJoe McGill2015-11-171-8/+972
| | | | | | | | | | | | | | | MCBIST/NPU fixes Shift location in EKB Add makefile for test utility Change-Id: Ibd2732da4a9b43020516bfd895dec6f84f202d27 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20316 Tested-by: Jenkins Server Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22129 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Generated from n10_e9024_tp023_spider_u223_01Ben Gass2015-11-173-0/+61533
| | | | | | | | | | | | | | | Updates to scom address translation code were also included. Fixes from previous builds should have been maintained. Change-Id: I16c6732ac08e58c43eda318c04a8c78466524ee6 Original-Change-Id: I8063105bfad25c4ba19f8117e73ff99cdc4060a4 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19906 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: James N. Klazynski <jklazyns@us.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22128 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Regenerated header files from e9029Ben Gass2015-11-171-0/+4
| | | | | | | | | | | New figdb, added map file from consts to regs Change-Id: Ie31dacbb66ac374bb24adb2f62b09725ac30c56a Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21994 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22097 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Generated from n10_e9024_tp023_spider_u223_01Ben Gass2015-11-171-0/+43
| | | | | | | | | | | | | | | Updates to scom address translation code were also included. Fixes from previous builds should have been maintained. Change-Id: I8038d957f66167fa06cf3f558a11f183c46fd50d Original-Change-Id: I8063105bfad25c4ba19f8117e73ff99cdc4060a4 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19906 Tested-by: Jenkins Server Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: James N. Klazynski <jklazyns@us.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22096 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2015-11-171-0/+61
| | | | | | | | | | Change-Id: I98803b59c83682eba9b710ad8dba3eb954c75952 Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22094 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Poweronoff Hcode Procedures using APIDavid Young2015-11-171-78/+0
| | | | | | | | | | | | | | | | | | Poweronoff, core_poweron, cache_poweron run on cronus. Wrapper functions included. Multiple targets enabled and tested. Poweron core only turns on Vdd. XML error file added. Change-Id: Idb38929d52d58970b146c60186fbf06f2b9c2a08 Original-Change-Id: I0b334b5f3f2c36bc4499bd6e16acf472dd3c6c41 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17846 Reviewed-by: Bilicon Patil <bilpatil@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Tested-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22093 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 1] Cache + Core Hcode Procedures with API and Attribute definedYue Du2015-11-171-0/+78
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Patch 6 Update: FW owner email address fix Patch 5 Update: target types fixed, all compiles now. (Will rework them when multicast target is ready in Fapi2) add @brief to function doxygen add FW Owners to all headers typo fixes Note: NOT fixed with this update or this level 1 release but was commented: 1) still need a solution for document attributes in doxygen headers. 2) All traces in procedures including entry/exit are going to be finalized in future releases as the function body development reaches next maturity. There will be more discussion in-term/inter-term on how to do tracing overall on these procs, dont want to block this release because of it. Patch 3 Update: addressed comments from Patch 2 review. merged p9_hcd_cache/core_sp_runtime_scom and p9_hcd_cache/core_host_runtime_scom into p9_hcd_cache/core_ras_runtime_scom based on changes in P9_IPL_Flow.doc(v55) Patch 2 Update: renamed proc_* to p9_* for all procedure filenames per comment in Patch 1 Note: 1) Due to ongoing interface discussion and resolution, some of these procedures are not yet ready for building under Cronus. Regular Fapi2 build is ready. If you see some of Fapi2 Target Types in these procedures are not in Fapi2 yet, that is because they are currently in discussion of addition to Fapi2. 2) There are ongoing function body development in the code, which are all "#if 0" out in this level 1 release. The effective code in all files are only the API prototypes. Please focus your review only to the interfaces. 3) cache/core runinit is for SGPE and CME at runtime only, not for IPL or SBE. 4) common_pro_epi_log and common_poweronoff are subroutine support(not in IPL_Flow) Change-Id: If7d54c58fdb6f255eb9f2ee34489b3b2f517c4fb Original-Change-Id: I46f07bb3e7cf050256c123e7f16982ccead2ceda Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17193 Reviewed-by: Reshmi Nair <reshminair@in.ibm.com> Reviewed-by: Sangeetha T S <sangeet2@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Tested-by: Brian Silver <bsilver@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22092 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2015-11-172-0/+115
| | | | | | | | | | Change-Id: I301759d22f6f0a9045d14c9067614fee167d5ea8 Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22091 Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 2] Poweronoff Hcode Procedures using APIDavid Young2015-11-172-138/+0
| | | | | | | | | | | | | | | | | | Poweronoff, core_poweron, cache_poweron run on cronus. Wrapper functions included. Multiple targets enabled and tested. Poweron core only turns on Vdd. XML error file added. Change-Id: I50feaea15b6f20a4f69de9f0c92a2d15572800af Original-Change-Id: I0b334b5f3f2c36bc4499bd6e16acf472dd3c6c41 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17846 Reviewed-by: Bilicon Patil <bilpatil@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Tested-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22090 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* PPE-HWP: [Level 1] Cache + Core Hcode Procedures with API and Attribute definedYue Du2015-11-172-0/+138
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Patch 6 Update: FW owner email address fix Patch 5 Update: target types fixed, all compiles now. (Will rework them when multicast target is ready in Fapi2) add @brief to function doxygen add FW Owners to all headers typo fixes Note: NOT fixed with this update or this level 1 release but was commented: 1) still need a solution for document attributes in doxygen headers. 2) All traces in procedures including entry/exit are going to be finalized in future releases as the function body development reaches next maturity. There will be more discussion in-term/inter-term on how to do tracing overall on these procs, dont want to block this release because of it. Patch 3 Update: addressed comments from Patch 2 review. merged p9_hcd_cache/core_sp_runtime_scom and p9_hcd_cache/core_host_runtime_scom into p9_hcd_cache/core_ras_runtime_scom based on changes in P9_IPL_Flow.doc(v55) Patch 2 Update: renamed proc_* to p9_* for all procedure filenames per comment in Patch 1 Note: 1) Due to ongoing interface discussion and resolution, some of these procedures are not yet ready for building under Cronus. Regular Fapi2 build is ready. If you see some of Fapi2 Target Types in these procedures are not in Fapi2 yet, that is because they are currently in discussion of addition to Fapi2. 2) There are ongoing function body development in the code, which are all "#if 0" out in this level 1 release. The effective code in all files are only the API prototypes. Please focus your review only to the interfaces. 3) cache/core runinit is for SGPE and CME at runtime only, not for IPL or SBE. 4) common_pro_epi_log and common_poweronoff are subroutine support(not in IPL_Flow) Change-Id: Icfb91ea78853c725bff695dc12103df161a33b26 Original-Change-Id: I46f07bb3e7cf050256c123e7f16982ccead2ceda Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17193 Reviewed-by: Reshmi Nair <reshminair@in.ibm.com> Reviewed-by: Sangeetha T S <sangeet2@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Brian Silver <bsilver@us.ibm.com> Tested-by: Brian Silver <bsilver@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22089 Tested-by: Jenkins Server Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com>
* Missing PPE (SBE) attribute files into EKB for mirroringGreg Still2015-11-171-0/+680
| | | | | | | | | | | | | | | | | | | | | | | | - Added pg_attributes.xml which defines the partial good attributes needed by the platform code. - Added p9_sbe_attributes.xml as the EKB version of the PPE repo file p9_ppe_attributes.xml. The rename is to better depict that these are SBE attributes exclusively as other PPE platforms will have a different set of subset attributes. Once this file is mirrored, the SBE Makefile has to be update for 1) the name change and 2) this file is now "in" the attribute directory vs one level up (the "xml" directory) as it used to be in the PPE repo. This move is because this file deals with strictly attributes and NOT with error XML content. - Removed an extraneous EKB file as well (present in error_info already) (this was noticed during the above additions). Change-Id: I16735e904d4350d859ab84171896fb53c500293f Original-Change-Id: I54de1ae64f241f86dcbd46cee7bfe5b0586ed4c8 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21906 Tested-by: Jenkins Server Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22127
* Missing PPE (SBE) attribute files into EKB for mirroringGreg Still2015-11-171-0/+340
| | | | | | | | | | | | | | | | | | | | | | | - Added pg_attributes.xml which defines the partial good attributes needed by the platform code. - Added p9_sbe_attributes.xml as the EKB version of the PPE repo file p9_ppe_attributes.xml. The rename is to better depict that these are SBE attributes exclusively as other PPE platforms will have a different set of subset attributes. Once this file is mirrored, the SBE Makefile has to be update for 1) the name change and 2) this file is now "in" the attribute directory vs one level up (the "xml" directory) as it used to be in the PPE repo. This move is because this file deals with strictly attributes and NOT with error XML content. - Removed an extraneous EKB file as well (present in error_info already) (this was noticed during the above additions). Change-Id: I54de1ae64f241f86dcbd46cee7bfe5b0586ed4c8 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21906 Tested-by: Jenkins Server Reviewed-by: SRINIVAS V. POLISETTY <srinivan@in.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/22126
OpenPOWER on IntegriCloud