summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/X86RecognizableInstr.cpp
Commit message (Expand)AuthorAgeFilesLines
* [X86] Add a new VEX_WPrefix encoding to tag EVEX instruction that have VEX.W=...Craig Topper2018-06-191-8/+16
* [X86] Rename vy512mem->vy512xmem and vz256xmem->vz256mem.Craig Topper2018-06-061-4/+4
* [X86] movdiri and movdir64b instructionsGabor Buella2018-05-011-0/+4
* [X86] Remove 'opaque ptr' from the intel syntax parser and printer.Craig Topper2018-05-011-8/+2
* [X86] Revert r330638 - accidental commitGabor Buella2018-04-231-4/+0
* [X86] movdiri and movdir64b instructionsGabor Buella2018-04-231-0/+4
* [X86] Remove an unnecessary HANDLE_OPTIONAL line from the disassembler operan...Craig Topper2018-04-221-1/+0
* [X86] Disassembler support for having an ADSIZE prefix affect instructions wi...Craig Topper2018-04-051-0/+4
* [X86][TableGen] Add a missing error check to make sure EVEX instructions use ...Craig Topper2018-04-031-1/+5
* [TableGen] Use llvm::cast instead of static_cast so that the cast will be che...Craig Topper2018-04-031-1/+1
* [X86] Add a new disassembler opcode map for 3DNow. Stop treating 3DNow as an ...Craig Topper2018-03-241-10/+8
* [X86] Use unique_ptr to simplify memory management. NFCCraig Topper2018-03-241-9/+7
* [X86] Use X86_INSTR_MRM_MAPPING macro instead of listing all MRM_C0-MRM_FF fo...Craig Topper2018-03-241-24/+5
* [X86] Remove an unnecessary switch around two other switches. NFCCraig Topper2018-03-241-69/+54
* [X86] Merge the Has3DNow0F0FOpcode TSFlag into the OpMap encoding. NFCCraig Topper2018-03-241-9/+10
* [X86] Add all of the MRM_C0-MRM_FF forms to the switch in RecognizableInstr::...Craig Topper2018-03-121-27/+20
* [X86][3DNOW] Teach decoder about AMD 3DNow! instrsRafael Auler2018-02-151-13/+16
* [X86] Revisit the fix I made years ago to make 'xchgl %eax, %eax' not encode ...Craig Topper2018-01-161-2/+0
* Avoid constructing an out-of-range value for an enumeration (which results in...Richard Smith2017-12-081-5/+4
* [X86] Fix disassembler table generation to prevent instructions tagged with '...Craig Topper2017-10-231-2/+3
* [X86] Fix disassembly of EVEX rounding control and SAE instructions.Craig Topper2017-10-231-16/+13
* [X86] Teach the disassembler that some instructions use VEX.W==0 without a co...Craig Topper2017-10-221-2/+4
* [X86] Fix disassembling of EVEX instructions to stop accidentally decoding th...Craig Topper2017-10-211-13/+13
* [tablegen] Avoid creating temporary stringsAlexander Shaposhnikov2017-07-051-1/+1
* fix trivial typos in comments; NFCHiroshi Inoue2017-07-041-1/+1
* [X86] Moving X86Local namespace from .cpp to .h file to use it in memory fold...Ayman Musa2017-05-111-124/+1
* Fixed assert message to correctly refer to MRMSrcReg4VOp3Frm/MRMSrcMeg4VOp3Frm.Simon Pilgrim2017-04-271-2/+2
* [X86][AVX] Extend hasVEX_WPrefix bit to accept WIG value (W Ignore) + update ...Ayman Musa2017-02-201-9/+13
* [X86] Merge the disassemblers handling of the different TYPE_RELs by getting ...Craig Topper2017-01-161-6/+6
* [X86] Reduce the number of operand 'types' the disassembler needs to deal wit...Craig Topper2017-01-161-87/+86
* [AVX-512] Begin giving the disassembler a way to recognize that VSIB is a dif...Craig Topper2017-01-161-15/+17
* [AVX-512] Correct memory operand size for VPGATHERQPS and VPGATHERQDCraig Topper2017-01-161-0/+2
* [X86] Create a new instruction format to handle 4VOp3 encoding. This saves on...Craig Topper2016-08-221-16/+25
* [X86] Create a new instruction format to handle MemOp4 encoding. This saves o...Craig Topper2016-08-221-15/+28
* [X86] Space out the encodings of X86 instruction formats. I plan to add some ...Craig Topper2016-08-221-83/+83
* [X86] Merge small helper function into the switch that calls it since they bo...Craig Topper2016-08-221-17/+9
* [X86] Explicitly list all X86 instruction forms in switch statement so its ea...Craig Topper2016-08-221-1/+10
* AVX512F: Add GATHER/SCATTER assembler Intel syntax tests for knl/skx/avx . Ch...Igor Breger2016-02-251-16/+20
* [X86] Remove some unused encoding checks from the disassembler table building.Craig Topper2016-02-201-4/+0
* [TableGen,X86] Add NDEBUG check to a variable initialization that's only used...Craig Topper2016-02-181-0/+2
* [TableGen,X86] Remove extra optional operand from RawFrm. RawFrm with 2 immed...Craig Topper2016-02-181-3/+1
* [TableGen] Fix inconsistent spacing. NFCCraig Topper2016-02-161-2/+2
* [TableGen] Stop passing by reference an integer that doesn't get modified. NFCCraig Topper2016-02-161-1/+1
* [TableGen] Remove unused member variable. NFCCraig Topper2016-02-161-1/+0
* [X86][PKU] Add {RD,WR}PKRU encodingAsaf Badouh2015-12-241-6/+6
* [X86] Part 2 to fix x86-64 fp128 calling convention.Chih-Hung Hsieh2015-12-141-0/+5
* AVX-512: Added all SKX forms of GATHER instructions.Elena Demikhovsky2015-06-281-0/+6
* X86-MPX: Implemented encoding for MPX instructions.Elena Demikhovsky2015-06-091-0/+3
* AVX-512: Added VPMOVx2M instructions for SKX,Elena Demikhovsky2015-04-211-0/+6
* [X86] Add the remaining 11 possible exact ModRM formats. This makes their enc...Craig Topper2015-02-151-51/+62
OpenPOWER on IntegriCloud