summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM/diagnostics.s
Commit message (Expand)AuthorAgeFilesLines
* [ARM] Make coprocessor number restrictions consistent.Simon Tatham2019-06-271-12/+12
* [ARM] Add missing Thumb2 assembler diagnostics.Eli Friedman2018-06-281-1/+51
* [ARM] Add support for unpredictable MVN instructions.Yvan Roux2018-02-011-0/+7
* Revert r319649 - [Asm, ARM] Add fallback diag for multiple invalid operandsOliver Stannard2017-12-041-3/+3
* [Asm, ARM] Add fallback diag for multiple invalid operandsOliver Stannard2017-12-041-3/+3
* [Asm] Improve "too few operands" errorsOliver Stannard2017-11-211-0/+6
* [ARM] Error for invalid shift in memory operandOliver Stannard2017-10-241-0/+3
* [ARM, Asm] Add diagnostics for general-purpose register operandsOliver Stannard2017-10-101-6/+10
* [ARM] Add diag string for movw/movt immediates in assemblyOliver Stannard2017-10-041-2/+2
* [ARM, Asm] Change grammar of immediate operand diagnosticsOliver Stannard2017-10-041-28/+28
* [ARM] Use new assembler diags for ARMOliver Stannard2017-10-031-26/+36
* ARMAsmParser: clean up of isImmediate functionsSjoerd Meijer2017-04-031-24/+35
* [ARM] Diagnose ARM MOVT without :lower16: or :upper16: expressionOliver Stannard2017-03-141-0/+3
* [ARM] Allow SP in rGPR, starting from ARMv8Artyom Skrobov2015-10-281-30/+34
* Add support for ARM modified-immediate assembly syntax.Asiri Rathnayake2014-12-021-0/+80
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM LDRB/LDRSB...Tilmann Scheller2014-08-011-0/+32
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM LDRH/LDRSH...Tilmann Scheller2014-08-011-0/+32
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM LDR instru...Tilmann Scheller2014-08-011-0/+17
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM STRH instr...Tilmann Scheller2014-07-241-0/+16
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM STRB instr...Tilmann Scheller2014-07-231-0/+16
* [ARM] Make the assembler reject unpredictable pre/post-indexed ARM STR instru...Tilmann Scheller2014-07-231-0/+17
* ARM: mark UBFX as not allowing PC.Tim Northover2014-06-231-0/+18
* Change the ARM assembler to require a :lower16: or :upper16 on non-constantKevin Enderby2014-04-181-0/+8
* ARM: diagnose invalid system LDM/STMTim Northover2013-11-121-0/+5
* [ARM] In ARMAsmParser, MatchCoprocessorOperandName() permitted p10 and p11 as...Artyom Skrobov2013-11-081-0/+5
* ARM: mark various aliases with their architecture requirements.Tim Northover2013-10-241-0/+17
* ARM: fix assert on unpredictable POP instruction.Tim Northover2013-10-241-3/+5
* ARM: provide diagnostics on more writeback LDM/STM instructionsTim Northover2013-10-221-0/+7
* Add AArch32 DCPS{1,2,3} and HLT instructions.Richard Barton2013-09-051-0/+22
* ARM: fix more cases where predication may or may not be allowedTim Northover2013-06-261-0/+14
* ARM: allow predicated barriers in Thumb modeTim Northover2013-06-261-0/+14
* Change the arm assembler to support this from the v7c spec:Kevin Enderby2013-06-181-0/+3
* ARM: ISB cannot be passed the same options as DMBAmaury de la Vieuville2013-06-101-0/+5
* Test case for r165480.Craig Topper2012-10-101-0/+10
* Fix the handling of edge cases in ARM shifted operands.Tim Northover2012-09-221-0/+40
* ARM: Add a better diagnostic for some out of range immediates.Jim Grosbach2012-06-221-6/+6
* Replace assertion failure for badly formatted CPS instrution with error message.Richard Barton2012-06-141-0/+6
* ARM ldm/stm register lists can be out of order.Jim Grosbach2012-03-161-1/+1
* ARM parsing and encoding for the <option> form of LDC/STC instructions.Jim Grosbach2011-10-121-0/+10
* Thumb2 assembly parsing and encoding for SXTB/SXTB16/SXTH.Jim Grosbach2011-09-191-2/+2
* ARM fix assembly parser handling of ranges in register lists.Jim Grosbach2011-09-141-1/+9
* ARM LDRD(immediate) assembly parsing and encoding support.Jim Grosbach2011-08-101-0/+14
* ARM parsing and encoding of SBFX and UBFX.Jim Grosbach2011-07-271-0/+11
* ARM assembly parsing and encoding for extend instructions.Jim Grosbach2011-07-271-0/+34
* ARM diagnostics for ldrexd/stredx out of order paired register operands.Jim Grosbach2011-07-261-0/+12
* ARM parsing and encoding for SVC instruction.Jim Grosbach2011-07-261-0/+7
* Update ARM STM tests. Fix check: prefix for diagnostic tests.Jim Grosbach2011-07-261-60/+68
* ARM assembly parsing and encoding for SSAT16 instruction.Jim Grosbach2011-07-251-0/+11
* ARM assembly parsing and encoding for SSAT instruction.Jim Grosbach2011-07-251-0/+40
* ARM assembly parsing and encoding for SETEND instruction.Jim Grosbach2011-07-221-0/+16
OpenPOWER on IntegriCloud