summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM/diagnostics.s
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-07-25 23:09:14 +0000
committerJim Grosbach <grosbach@apple.com>2011-07-25 23:09:14 +0000
commit475c6dbef631ab828170479fe6ddc8b174e17cad (patch)
tree3f8e177d9d8b1e27a4117ee62d7d908e7853e1a8 /llvm/test/MC/ARM/diagnostics.s
parent9212bf275dc41f8e46e4e9c3567624a9ebe19b3c (diff)
downloadbcm5719-llvm-475c6dbef631ab828170479fe6ddc8b174e17cad.tar.gz
bcm5719-llvm-475c6dbef631ab828170479fe6ddc8b174e17cad.zip
ARM assembly parsing and encoding for SSAT16 instruction.
llvm-svn: 136006
Diffstat (limited to 'llvm/test/MC/ARM/diagnostics.s')
-rw-r--r--llvm/test/MC/ARM/diagnostics.s11
1 files changed, 11 insertions, 0 deletions
diff --git a/llvm/test/MC/ARM/diagnostics.s b/llvm/test/MC/ARM/diagnostics.s
index a8b2d9d4faa..aff242cc0be 100644
--- a/llvm/test/MC/ARM/diagnostics.s
+++ b/llvm/test/MC/ARM/diagnostics.s
@@ -200,3 +200,14 @@
@ CHECK: error: shift amount must be an immediate
@ CHECK: ssat r8, #1, r10, lsl #fred
@ CHECK: ^
+
+ @ Out of range immediates for SSAT16
+ ssat16 r2, #0, r7
+ ssat16 r3, #17, r5
+
+@ CHECK: error: invalid operand for instruction
+@ CHECK: ssat16 r2, #0, r7
+@ CHECK: ^
+@ CHECK: error: invalid operand for instruction
+@ CHECK: ssat16 r3, #17, r5
+@ CHECK: ^
OpenPOWER on IntegriCloud