summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM
Commit message (Expand)AuthorAgeFilesLines
* [arm] Add big-endian version of pcrel fixups for adr instructionsDimitry Andric2020-05-191-0/+2
* [MC][ARM] Resolve some pcrel fixups at assembly time (PR44929)Hans Wennborg2020-02-272-1/+21
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-145-42/+258
* [MC][ELF] Emit a relocation if target is defined in the same section and is n...Fangrui Song2020-01-122-1/+12
* Reverting, broke some bots. Need further investigation.Diogo Sampaio2020-01-105-258/+42
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-105-42/+258
* [NFC] Fix trivial typos in commentsJames Henderson2020-01-061-1/+1
* Migrate function attribute "no-frame-pointer-elim" to "frame-pointer"="all" a...Fangrui Song2019-12-241-1/+1
* [llvm-readelf] - Change letters used for SHF_ARM_PURECODE and SHF_X86_64_LARG...Georgii Rymar2019-12-181-2/+2
* ARM: Don't emit R_ARM_NONE relocations to compact unwinding decoders in .ARM....Peter Collingbourne2019-11-121-24/+23
* Always flush pending errors in MCAsmParserJoerg Sonnenberger2019-10-251-0/+4
* [lit] Fix internal diff's --strip-trailing-cr and use itJoel E. Denny2019-10-161-1/+1
* [ARM][AsmParser] handles offset expression in parenthesesJian Cai2019-10-141-0/+20
* Revert r374653: "[lit] Fix a few oversights in r374651 that broke some bots"Joel E. Denny2019-10-121-1/+1
* [lit] Fix a few oversights in r374651 that broke some botsJoel E. Denny2019-10-121-1/+1
* [test] Change llvm-readobj --arm-attributes to --arch-specific after r373125Fangrui Song2019-09-3033-33/+33
* [MC][ARM] vscclrm disassembles as vldmiaAlexandros Lamprineas2019-09-271-0/+6
* [ARM] VFPv2 only supports 16 D registers.Eli Friedman2019-09-171-8/+8
* [ARM] Remove some spurious MVE reduction instructions.Simon Tatham2019-09-091-0/+36
* [ARM] Ignore Implicit CPSR regs when lowering from Machine to MC operandsDavid Green2019-09-031-0/+12
* Revert r369233.Manoj Gupta2019-08-231-0/+27
* [MC] Delete unnecessary diagnostic: "No relocation available to represent thi...Fangrui Song2019-08-191-1/+1
* [MC] Don't emit .symver redirected symbols to the symbol tableFangrui Song2019-08-191-27/+0
* [ARM] Fix detection of duplicates when parsing reg list operandsMomchil Velikov2019-08-131-0/+66
* [ARM] Fix encoding of APSR in CLRM instructionMomchil Velikov2019-08-131-3/+6
* [ARM] Reject CSEL instructions with invalid operandsMikhail Maltsev2019-07-311-0/+18
* [ARM][AArch64] Support for Cortex-A65 & A65AE, Neoverse E1 & N1Pablo Barrio2019-07-252-2/+4
* [ARM] Add <saturate> operand to SQRSHRL and UQRSHLLMikhail Maltsev2019-07-191-4/+12
* [ARM] Remove nonexistent unsigned forms of MVE VQDMLAH.Simon Tatham2019-07-111-24/+24
* [ARM] Enable VPUSH/VPOP aliases when either MVE or VFP is presentMikhail Maltsev2019-07-101-0/+32
* [ARM] Relax constraints on operands of VQxDMLxDH instructionsMikhail Maltsev2019-07-081-4/+8
* [ARM] Fix handling of zero offsets in LOB instructions.Simon Tatham2019-06-272-0/+24
* [ARM] Make coprocessor number restrictions consistent.Simon Tatham2019-06-274-478/+552
* [ARM] Handle fixup_arm_pcrel_9 correctly on big-endian targetsMikhail Maltsev2019-06-261-0/+18
* [ARM] Re-enable misspelled RUN: lines in fullfp16.s.Simon Tatham2019-06-251-2/+2
* [ARM] Extra MVE-related testing.Simon Tatham2019-06-255-10/+176
* [ARM] Add remaining miscellaneous MVE instructions.Simon Tatham2019-06-251-0/+176
* [ARM] Add MVE vector load/store instructions.Simon Tatham2019-06-251-0/+1944
* [ARM] Add MVE interleaving load/store family.Simon Tatham2019-06-241-0/+270
* [ARM] Add MVE 64-bit GPR <-> vector move instructions.Simon Tatham2019-06-211-0/+25
* [ARM] Add MVE vector instructions that take a scalar input.Simon Tatham2019-06-213-7/+609
* [ARM] Add a batch of similarly encoded MVE instructions.Simon Tatham2019-06-211-0/+541
* [ARM] Add MVE vector compare instructions.Simon Tatham2019-06-211-0/+299
* [ARM] Add a batch of MVE floating-point instructions.Simon Tatham2019-06-211-0/+426
* [ARM] Add a batch of MVE integer instructions.Simon Tatham2019-06-201-0/+320
* [ARM] Add MVE vector bit-operations (register inputs).Simon Tatham2019-06-192-0/+457
* [ARM] Add MVE vector shift instructions.Simon Tatham2019-06-181-0/+576
* [ARM] Add MVE integer vector min/max instructions.Simon Tatham2019-06-181-0/+58
* [lit] Delete empty lines at the end of lit.local.cfg NFCFangrui Song2019-06-172-2/+0
* [ARM] Add MVE horizontal accumulation instructionsMikhail Maltsev2019-06-142-9/+240
OpenPOWER on IntegriCloud