summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/RISCV/float-arith.ll
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Switch to the Machine SchedulerLuis Marques2019-09-171-38/+38
* Revert Patch from PhabricatorLuis Marques2019-09-171-38/+38
* Patch from PhabricatorLuis Marques2019-09-171-38/+38
* [RISCV] Add RV64F codegen supportAlex Bradbury2019-01-311-0/+162
* [RISCV] Add tests to demonstrate bitcasted fneg/fabs dagcombinesAlex Bradbury2019-01-251-25/+33
* [RISCV] Add support for the various RISC-V FMA instruction variantsAlex Bradbury2018-12-131-0/+79
* [RISCV] Introduce pattern for materialising immediates with 0 for lower 12 bitsAlex Bradbury2018-04-181-2/+0
* Revert "[RISCV] implement li pseudo instruction"Alex Bradbury2018-04-181-0/+2
* [RISCV] implement li pseudo instructionAlex Bradbury2018-04-171-2/+0
* [RISCV] Add codegen for RV32F arithmetic and conversion operationsAlex Bradbury2018-03-201-0/+190
OpenPOWER on IntegriCloud