summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/MIR/X86/undefined-register-class.mir
Commit message (Expand)AuthorAgeFilesLines
* MIRParser/MIRPrinter: Compute isSSA instead of printing/parsing it.Matthias Braun2016-08-241-1/+0
* llc: Add support for -run-pass noneMatthias Braun2016-07-161-1/+1
* [MIR] Teach the parser how to deal with register banks.Quentin Colombet2016-04-081-1/+1
* MIR Serialization: Change MIR syntax - use custom syntax for MBBs.Alex Lorenz2015-08-131-5/+3
* MIR Serialization: Serialize the virtual register definitions.Alex Lorenz2015-07-091-0/+26
OpenPOWER on IntegriCloud