blob: f17fc7e8ef9c0453c47d7532c7135267aa9f912a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
# RUN: not llc -march=x86-64 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
# This test ensures that the MIR parser reports an error when it encounters an
# unknown register class.
--- |
define i32 @test(i32 %a) {
entry:
ret i32 %a
}
...
---
name: test
tracksRegLiveness: true
registers:
# CHECK: [[@LINE+1]]:20: use of undefined register class or register bank 'gr3200'
- {id: 0, class: 'gr3200'}
body: |
bb.0.entry:
RETQ %eax
...
|
