summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/ARM/GlobalISel
Commit message (Expand)AuthorAgeFilesLines
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-142-5/+5
* Reverting, broke some bots. Need further investigation.Diogo Sampaio2020-01-102-5/+5
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-102-5/+5
* [GlobalISel]: Allow targets to override how to widen constants during legaliz...Aditya Nandakumar2019-12-032-6/+4
* [globalisel] Rename G_GEP to G_PTR_ADDDaniel Sanders2019-11-058-37/+37
* [ARM] VFPv2 only supports 16 D registers.Eli Friedman2019-09-171-1/+1
* [GlobalISel] CSEMIRBuilder: Add support for G_GEPVolkan Keles2019-08-152-10/+10
* GlobalISel: Add more verifier checks for G_SHUFFLE_VECTORMatt Arsenault2019-08-131-0/+11
* GlobalISel: Change representation of shuffle masksMatt Arsenault2019-08-131-9/+4
* [globalisel] Add G_SEXT_INREGDaniel Sanders2019-08-092-29/+56
* [GlobalISel] Accept multiple vregs for lowerCall's argsDiana Picus2019-06-271-43/+0
* [GlobalISel] Accept multiple vregs for lowerCall's resultDiana Picus2019-06-271-33/+15
* [GlobalISel] Accept multiple vregs in lowerFormalArgsDiana Picus2019-06-271-54/+25
* [ARM GlobalISel] Tests for s64 G_ADD and G_SUB.Eli Friedman2019-06-202-0/+121
* Rename ExpandISelPseudo->FinalizeISel, delay register reservationMatt Arsenault2019-06-191-2/+2
* [ARM] Replace fp-only-sp and d16 with fp64 and d32.Simon Tatham2019-05-281-1/+1
* [ARM GlobalISel] Un-XFAIL some tests. NFCDiana Picus2019-05-272-2/+0
* [IRTranslator] Don't hardcode GEP index typeDiana Picus2019-05-141-0/+17
* [ARM GlobalISel] Map DBG_VALUE for types != s32Diana Picus2019-05-091-15/+31
* ARM: disallow SP as Rn for Thumb2 TST & TEQ instructionsTim Northover2019-05-082-4/+3
* [ARM GlobalISel] Widen G_SELECT operandsDiana Picus2019-05-071-0/+71
* [ARM GlobalISel] Widen G_INTTOPTR/G_PTRTOINTDiana Picus2019-05-071-0/+60
* [ARM GlobalISel] Widen G_GEP index operandDiana Picus2019-05-071-3/+31
* [ARM GlobalISel] Select extensions to < 32 bitsDiana Picus2019-05-022-0/+646
* [ARM GlobalISel] Rename some inst selector tests. NFCDiana Picus2019-05-022-45/+45
* [ARM GlobalISel] Legalize extensions to < 32 bitsDiana Picus2019-05-021-9/+131
* [ARM GlobalISel] Widen small shift operandsDiana Picus2019-04-301-0/+121
* [ARM GlobalISel] Be more careful about bailing outDiana Picus2019-04-301-0/+14
* [GlobalISel] Enable CSE in the IRTranslator & legalizer for -O0 with constant...Amara Emerson2019-04-154-26/+12
* [ARM GlobalISel] Select G_FCONSTANT for VFP3Diana Picus2019-04-101-12/+16
* [ARM GlobalISel] Select G_FCONSTANT into poolsDiana Picus2019-04-101-0/+135
* [ARM GlobalISel] Map G_FCONSTANTDiana Picus2019-04-101-0/+39
* [GlobalISel][AArch64] Allow CallLowering to handle types which are normallyAmara Emerson2019-04-091-1/+1
* [ARM GlobalISel] Support DBG_VALUEDiana Picus2019-04-042-0/+113
* [ARM GlobalISel] Run regbankselect test for Thumb. NFCIDiana Picus2019-03-281-1/+2
* [ARM GlobalISel] Fix G_STORE with s1Diana Picus2019-03-282-7/+44
* [ARM GlobalISel] Fix selection of G_SELECTDiana Picus2019-03-283-6/+6
* [ARM GlobalISel] 64-bit memops should be alignedDiana Picus2019-03-252-31/+89
* [ARM GlobalISel] Support G_CTLZ for Thumb2Diana Picus2019-03-012-0/+34
* [ARM GlobalISel] Check target flags in test. NFCIDiana Picus2019-03-012-12/+12
* [ARM GlobalISel] Support global variables for Thumb2Diana Picus2019-02-288-26/+660
* [ARM GlobalISel] Support floating point for Thumb2Diana Picus2019-02-223-968/+996
* [ARM GlobalISel] Support G_FRAME_INDEX for Thumb2Diana Picus2019-02-213-31/+80
* [ARM GlobalISel] Support G_PHI for Thumb2Diana Picus2019-02-193-131/+181
* [ARM GlobalISel] Support branches for Thumb2Diana Picus2019-02-153-35/+83
* [ARM GlobalISel] Support G_SELECT for Thumb2Diana Picus2019-02-133-55/+137
* [ARM GlobalISel] Support G_ICMP for Thumb2Diana Picus2019-02-073-92/+436
* [ARM GlobalISel] Support G_GEP for Thumb2Diana Picus2019-02-053-27/+59
* GlobalISel: Enforce operand types for constantsMatt Arsenault2019-02-044-10/+10
* GlobalISel: Fix creating MMOs with align 0Matt Arsenault2019-01-311-3/+3
OpenPOWER on IntegriCloud