summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/half.ll
Commit message (Expand)AuthorAgeFilesLines
* Enable FeatureFlatForGlobal on Volcanic IslandsMatt Arsenault2017-01-241-1/+1
* [AMDGPU] Do not allow register coalescer to create big superregsStanislav Mekhanoshin2017-01-181-9/+9
* [AMDGPU] Add f16 support (VI+)Konstantin Zhuravlyov2016-11-131-18/+12
* AMDGPU: Add VI i16 supportTom Stellard2016-11-101-11/+25
* Revert "AMDGPU: Add VI i16 support"Tom Stellard2016-11-041-25/+11
* AMDGPU: Add VI i16 supportTom Stellard2016-11-031-11/+25
* AMDGPU: Fix immediate folding logic when shrinking instructionsMatt Arsenault2016-09-091-2/+2
* AMDGPU: Improve load/store of illegal types.Matt Arsenault2016-07-011-62/+23
* AMDGPU: Define priorities for register classesMatt Arsenault2016-05-211-3/+2
* AMDGPU/SI: Enable the post-ra schedulerTom Stellard2016-04-301-2/+2
* AMDGPU/SI: Assembler: Unify parsing/printing of operands.Nikolay Haustov2016-04-291-10/+10
* DAGCombiner: Turn truncate of a bitcasted vector to an extractMatt Arsenault2016-03-011-3/+2
* AMDGPU: Reduce 64-bit lshr by constant to 32-bitMatt Arsenault2016-01-181-2/+0
* AMDGPU: Make v2i64/v2f64 legal types.Matt Arsenault2015-11-251-4/+22
* AMDGPU: Split x8 and x16 vector loads instead of scalarizeMatt Arsenault2015-11-241-24/+66
* Introduce target hook for optimizing register copiesMatt Arsenault2015-09-241-34/+33
* SelectionDAG: Support Expand of f16 extloadsMatt Arsenault2015-09-091-0/+81
* R600 -> AMDGPU renameTom Stellard2015-06-131-0/+525
OpenPOWER on IntegriCloud