| Commit message (Expand) | Author | Age | Files | Lines |
| ... | |
| * | [PowerPC] Convert a README.txt entry into a better test | Hal Finkel | 2015-01-05 | 1 | -13/+0 |
| * | Use the integrated assembler by default on 32-bit PowerPC and SPARC | Brad Smith | 2015-01-05 | 2 | -4/+2 |
| * | [PowerPC] Remove README.txt entry | Hal Finkel | 2015-01-05 | 1 | -34/+0 |
| * | [Hexagon] Adding add/sub with carry, logical shift left by immediate and memo... | Colin LeMahieu | 2015-01-05 | 2 | -226/+124 |
| * | [PowerPC] Add a test for truncating a shifted load | Hal Finkel | 2015-01-05 | 1 | -18/+0 |
| * | Make DIE.h a public CodeGen header. | Frederic Riss | 2015-01-05 | 9 | -595/+8 |
| * | [PowerPC] Add another test for load/store with update | Hal Finkel | 2015-01-05 | 1 | -34/+0 |
| * | [PowerPC] Fold i1 extensions with other ops | Hal Finkel | 2015-01-05 | 2 | -17/+71 |
| * | [X86][SSE] Fixed description for isSequentialOrUndefInRange. NFC. | Simon Pilgrim | 2015-01-05 | 1 | -1/+1 |
| * | [Hexagon] Adding rounding reg/reg variants, accumulating multiplies, and accu... | Colin LeMahieu | 2015-01-05 | 1 | -57/+170 |
| * | IR: Prune arguments to ValueAsMetadata::ValueAsMetadata() | Duncan P. N. Exon Smith | 2015-01-05 | 1 | -2/+2 |
| * | [Hexagon] Adding V4 bit manipulating instructions, removing ALU defs without ... | Colin LeMahieu | 2015-01-05 | 1 | -251/+104 |
| * | [Hexagon] Adding V4 logic-logic instructions and tests. | Colin LeMahieu | 2015-01-05 | 1 | -0/+55 |
| * | [Hexagon] Adding orand, bitsplit reg/reg, and modwrap instructions. | Colin LeMahieu | 2015-01-05 | 1 | -0/+57 |
| * | [PowerPC] Remove zexts after i32 ctlz | Hal Finkel | 2015-01-05 | 2 | -1/+11 |
| * | [PowerPC] Remove zexts after byte-swapping loads | Hal Finkel | 2015-01-05 | 2 | -0/+16 |
| * | [Hexagon] Adding round reg/imm and bitsplit instructions. | Colin LeMahieu | 2015-01-05 | 2 | -0/+21 |
| * | SymbolRewriter: use iplist::splice | Saleem Abdulrasool | 2015-01-05 | 1 | -1/+1 |
| * | SymbolRewriter: 80-column | Saleem Abdulrasool | 2015-01-05 | 1 | -2/+4 |
| * | [AArch64] Improve codegen of store lane instructions by avoiding GPR usage. | Ahmed Bougacha | 2015-01-05 | 1 | -2/+2 |
| * | [AArch64] Improve codegen of store lane 0 instructions by directly storing th... | Ahmed Bougacha | 2015-01-05 | 1 | -0/+27 |
| * | Select lower fsub,fabs pattern to fabd on AArch64 | Karthik Bhat | 2015-01-05 | 1 | -0/+12 |
| * | Parse Tag_compatibility correctly. | Charlie Turner | 2015-01-05 | 1 | -2/+7 |
| * | Emit the build attribute Tag_conformance. | Charlie Turner | 2015-01-05 | 2 | -1/+15 |
| * | Select lower sub,abs pattern to sabd on AArch64 | Karthik Bhat | 2015-01-05 | 1 | -0/+27 |
| * | [PM] Don't run the machinery of invalidating all the analysis passes | Chandler Carruth | 2015-01-05 | 2 | -0/+12 |
| * | [PM] Add names and debug logging for analysis passes to the new pass | Chandler Carruth | 2015-01-05 | 2 | -4/+45 |
| * | Replace several 'assert(false' with 'llvm_unreachable' or fold a condition in... | Craig Topper | 2015-01-05 | 16 | -56/+38 |
| * | Fixed a bug in memory dependence checking module of loop vectorization. The f... | Jiangning Liu | 2015-01-05 | 1 | -48/+57 |
| * | [X86] Remove the predicates from the register forms of the 2-byte inc and dec... | Craig Topper | 2015-01-05 | 2 | -44/+24 |
| * | [X86] Simplify code a little by just summing flags instead of conditionally i... | Craig Topper | 2015-01-05 | 1 | -18/+7 |
| * | [X86] Remove unnecessary redeclaration of a variable with the same assignment... | Craig Topper | 2015-01-05 | 1 | -1/+0 |
| * | [X86] Remove a strange fixme referring to a hack that doesn't seem to exist s... | Craig Topper | 2015-01-05 | 1 | -3/+0 |
| * | [x86] Reduce text duplication for similar operand class declarations in table... | Craig Topper | 2015-01-05 | 1 | -268/+178 |
| * | [X86] Fix the immediate size to match the address size in the operand types f... | Craig Topper | 2015-01-05 | 1 | -7/+7 |
| * | [PowerPC] Enable speculation of cttz/ctlz | Hal Finkel | 2015-01-05 | 1 | -0/+8 |
| * | [SROA] Apply a somewhat heavy and unpleasant hammer to fix PR22093, an | Chandler Carruth | 2015-01-05 | 1 | -11/+47 |
| * | [PowerPC] Materialize i64 constants using rotation with masking | Hal Finkel | 2015-01-05 | 2 | -26/+51 |
| * | [PM] Switch the new pass manager to use a reference-based API for IR | Chandler Carruth | 2015-01-05 | 6 | -55/+54 |
| * | [PM] Cleanup a const_cast and other machinery left over in this code | Chandler Carruth | 2015-01-04 | 1 | -2/+1 |
| * | [PowerPC] Materialize i64 constants using rotation | Hal Finkel | 2015-01-04 | 2 | -29/+29 |
| * | Fix unused variable warning for non-asserts builds. NFC. | Michael Kuperstein | 2015-01-04 | 1 | -2/+2 |
| * | [PowerPC] Materialize i64 constants using bit inversion | Hal Finkel | 2015-01-04 | 1 | -2/+30 |
| * | [PM] Split the AssumptionTracker immutable pass into two separate APIs: | Chandler Carruth | 2015-01-04 | 49 | -724/+764 |
| * | InstCombine: match can find ConstantExprs, don't assume we have a Value | David Majnemer | 2015-01-04 | 1 | -2/+2 |
| * | ValueTracking: ComputeNumSignBits should tolerate misshapen phi nodes | David Majnemer | 2015-01-04 | 1 | -2/+5 |
| * | [APFloat][ADT] Fix sign handling logic for FMA results that truncate to zero. | Lang Hames | 2015-01-04 | 1 | -1/+1 |
| * | ARM: permit tail calls to weak externals on COFF | Saleem Abdulrasool | 2015-01-03 | 2 | -2/+6 |
| * | [PowerPC/BlockPlacement] Allow target to provide a per-loop alignment preference | Hal Finkel | 2015-01-03 | 3 | -3/+41 |
| * | [PowerPC] Use 16-byte alignment for modern cores for functions/loops | Hal Finkel | 2015-01-03 | 2 | -4/+45 |