summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* [X86][SSE] Remove unnecessary NonceMasks from combineX86ShufflesRecursively c...Simon Pilgrim2017-09-201-25/+14
* 'into' instruction should not be decoded as a valid instr in 64-bit modeAndrew V. Tischenko2017-09-201-1/+1
* [X86] Remove isel checks for immediate size on floating point compare and xop...Craig Topper2017-09-203-36/+26
* [AMDGPU] Fixed memory leak with inliner replacedStanislav Mekhanoshin2017-09-201-1/+3
* AMDGPU: Move r600 only code into r600 only td fileMatt Arsenault2017-09-202-53/+54
* [AMDGPU] Fix regression in test clang/test/CodeGen/backend-unsupported-error.llStanislav Mekhanoshin2017-09-201-1/+2
* AMDGPU: Match load d16 hi instructionsMatt Arsenault2017-09-205-50/+161
* [AMDGPU] Port of HSAIL inlinerStanislav Mekhanoshin2017-09-205-1/+218
* AMDGPU: Cleanup load/store PatFragsMatt Arsenault2017-09-207-271/+244
* AMDGPU: Match store d16_hi instructionsMatt Arsenault2017-09-204-18/+77
* [ARM] Relax 'cpsie'/'cpsid' flag parsing.Jonathan Roelofs2017-09-191-1/+1
* [MSP430] Align functions on 2-byte boundary instead of 4.Vadzim Dambrouski2017-09-191-1/+1
* [AMDGPU] Prevent post-RA scheduler from breaking memory clausesStanislav Mekhanoshin2017-09-192-0/+58
* [SystemZ] Fix truncstore + bswap codegen bugUlrich Weigand2017-09-191-1/+2
* [X86] Convert X86ISD::SELECT to ISD::VSELECT just before instruction selectio...Craig Topper2017-09-193-22/+3
* [PowerPC Peephole] Constants into a join add, use ADDI over LI/ADD.Tony Jiang2017-09-191-0/+116
* [Power9] Add missing Power9 instructions.Tony Jiang2017-09-195-442/+67
* [globalisel] Add a G_BSWAP instruction and support bswap using it.Daniel Sanders2017-09-191-0/+3
* [Nios2] Subtarget, basic infrastructure for frame, instructions and registersNikolai Bozhenov2017-09-1915-20/+545
* [x86] Lowering Mask Set1 intrinsics to LLVM IRJina Nahias2017-09-191-24/+0
* [ARM] Use ADDCARRY / SUBCARRYRoger Ferrer Ibanez2017-09-192-20/+169
* AMDGPU: Run internalize symbols at -O0Matt Arsenault2017-09-191-21/+21
* [X86][Skylake] Adding the scheduling information for the SkylakeClient targetGadi Haber2017-09-193-3/+4014
* [X86] Remove some unnecessary patterns for truncate with X86ISD::SELECT and u...Craig Topper2017-09-191-6/+0
* [X86] Add VPERMPD/VPERMQ and VPERMPS/VPERMD to the execution domain fixing ta...Craig Topper2017-09-191-0/+16
* bpf: add inline-asm supportYonghong Song2017-09-184-0/+121
* [DAGCombiner] fold assertzexts separated by truncSanjay Patel2017-09-181-33/+0
* AMDGPU: Start selecting s_xnor_{b32, b64}Konstantin Zhuravlyov2017-09-183-2/+48
* [X86] Make sure we still emit zext for GR32 to GR64 when the source of the ze...Craig Topper2017-09-181-2/+4
* [X86] Don't emit COPY_TO_REG to ABCD registers before EXTRACT_SUBREG of sub_8bitCraig Topper2017-09-183-59/+7
* [X86] Don't emit COPY_TO_REG to ABCD registers before EXTRACT_SUBREG of sub_8...Craig Topper2017-09-182-56/+19
* [AArch64] Adjust the cost model for Exynos M1 and M2Evandro Menezes2017-09-181-18/+57
* [AArch64] Adjust the cost model for Exynos M1 and M2Evandro Menezes2017-09-182-15/+84
* [AArch64] Adjust the cost model for Exynos M1 and M2Evandro Menezes2017-09-181-1/+2
* [X86][AVX] Improve (i8 bitcast (v8i1 x)) handling for 256-bit vector compare ...Simon Pilgrim2017-09-181-1/+1
* [X86] Fix two more places to prefer VPERMQ/PD over VPERM2X128 when AVX2 is en...Craig Topper2017-09-181-9/+7
* [AArch64] Add V8_2aOps feature to Cortex-A55 and 75Sam Parker2017-09-181-0/+2
* [ARM] Implement isTruncateFreeSam Parker2017-09-182-1/+22
* [X86][SSE] Improve support for vselect(Cond, 0, X) -> ANDN(Cond, X)Simon Pilgrim2017-09-181-0/+14
* [ARM] Fix for indexed dot product instruction descriptionsSjoerd Meijer2017-09-181-1/+1
* [X86] combineVSelectWithAllOnesOrZeros - cleanup variable names. NFCI.Simon Pilgrim2017-09-181-4/+3
* [X86FixupBWInsts] More precise register liveness if no <imp-use> on MOVs.Nikolai Bozhenov2017-09-181-12/+82
* [X86] Strengthen some of the SD type constraints in X86InstrFragmentsSIMD.tdCraig Topper2017-09-181-37/+32
* [X86] Teach the execution domain fixing tables to use movlhps inplace of unpc...Craig Topper2017-09-181-3/+3
* [X86] Teach execution domain fixing to convert between FP and int unpack inst...Craig Topper2017-09-181-0/+48
* [X86] Teach execution domain fixing to convert between VPERMILPS and VPSHUFD.Craig Topper2017-09-181-0/+10
* [X86] Remove the X86ISD::MOVLHPD. Lowering doesn't use it and it's not a real...Craig Topper2017-09-184-25/+2
* [X86] Teach shuffle lowering to use MOVLHPS/MOVHLPS for lowering v4f32 unary ...Craig Topper2017-09-171-5/+17
* [X86] Synchronize a pattern between SSE1 and AVX/AVX512.Craig Topper2017-09-172-2/+2
* [X86] Colocate all of the X86VBroadcast patterns for v2i64 and v2f64. NFCCraig Topper2017-09-171-7/+4
OpenPOWER on IntegriCloud