summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2017-09-20 09:36:11 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2017-09-20 09:36:11 +0000
commit33ec43d653093d7dea3c2d5eefe82e73f67a8f12 (patch)
treebb1916cf952106822d03bd4c5dccfd07beffedd6 /llvm/lib/Target
parente411aa85acffbd8da2ea332e6acf86b7f6804192 (diff)
downloadbcm5719-llvm-33ec43d653093d7dea3c2d5eefe82e73f67a8f12.tar.gz
bcm5719-llvm-33ec43d653093d7dea3c2d5eefe82e73f67a8f12.zip
[X86][SSE] Remove unnecessary NonceMasks from combineX86ShufflesRecursively calls (NFCI)
llvm-svn: 313743
Diffstat (limited to 'llvm/lib/Target')
-rw-r--r--llvm/lib/Target/X86/X86ISelLowering.cpp39
1 files changed, 14 insertions, 25 deletions
diff --git a/llvm/lib/Target/X86/X86ISelLowering.cpp b/llvm/lib/Target/X86/X86ISelLowering.cpp
index ea9a62434a8..6cdaefd462a 100644
--- a/llvm/lib/Target/X86/X86ISelLowering.cpp
+++ b/llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -29222,11 +29222,9 @@ static SDValue combineShuffle(SDNode *N, SelectionDAG &DAG,
// specific PSHUF instruction sequences into their minimal form so that we
// can evaluate how many specialized shuffle instructions are involved in
// a particular chain.
- SmallVector<int, 1> NonceMask; // Just a placeholder.
- NonceMask.push_back(0);
- if (combineX86ShufflesRecursively({Op}, 0, Op, NonceMask, {},
- /*Depth*/ 1, /*HasVarMask*/ false, DAG,
- DCI, Subtarget))
+ if (combineX86ShufflesRecursively({Op}, 0, Op, {0}, {}, /*Depth*/ 1,
+ /*HasVarMask*/ false, DAG, DCI,
+ Subtarget))
return SDValue(); // This routine will use CombineTo to replace N.
}
@@ -31857,11 +31855,9 @@ static SDValue combineVectorShiftImm(SDNode *N, SelectionDAG &DAG,
// We can decode 'whole byte' logical bit shifts as shuffles.
if (LogicalShift && (ShiftVal.getZExtValue() % 8) == 0) {
SDValue Op(N, 0);
- SmallVector<int, 1> NonceMask; // Just a placeholder.
- NonceMask.push_back(0);
- if (combineX86ShufflesRecursively({Op}, 0, Op, NonceMask, {},
- /*Depth*/ 1, /*HasVarMask*/ false, DAG,
- DCI, Subtarget))
+ if (combineX86ShufflesRecursively({Op}, 0, Op, {0}, {}, /*Depth*/ 1,
+ /*HasVarMask*/ false, DAG, DCI,
+ Subtarget))
return SDValue(); // This routine will use CombineTo to replace N.
}
@@ -31898,11 +31894,8 @@ static SDValue combineVectorInsert(SDNode *N, SelectionDAG &DAG,
// Attempt to combine PINSRB/PINSRW patterns to a shuffle.
SDValue Op(N, 0);
- SmallVector<int, 1> NonceMask; // Just a placeholder.
- NonceMask.push_back(0);
- combineX86ShufflesRecursively({Op}, 0, Op, NonceMask, {},
- /*Depth*/ 1, /*HasVarMask*/ false, DAG,
- DCI, Subtarget);
+ combineX86ShufflesRecursively({Op}, 0, Op, {0}, {}, /*Depth*/ 1,
+ /*HasVarMask*/ false, DAG, DCI, Subtarget);
return SDValue();
}
@@ -32202,11 +32195,9 @@ static SDValue combineAnd(SDNode *N, SelectionDAG &DAG,
// Attempt to recursively combine a bitmask AND with shuffles.
if (VT.isVector() && (VT.getScalarSizeInBits() % 8) == 0) {
SDValue Op(N, 0);
- SmallVector<int, 1> NonceMask; // Just a placeholder.
- NonceMask.push_back(0);
- if (combineX86ShufflesRecursively({Op}, 0, Op, NonceMask, {},
- /*Depth*/ 1, /*HasVarMask*/ false, DAG,
- DCI, Subtarget))
+ if (combineX86ShufflesRecursively({Op}, 0, Op, {0}, {}, /*Depth*/ 1,
+ /*HasVarMask*/ false, DAG, DCI,
+ Subtarget))
return SDValue(); // This routine will use CombineTo to replace N.
}
@@ -34351,11 +34342,9 @@ static SDValue combineAndnp(SDNode *N, SelectionDAG &DAG,
// Attempt to recursively combine a bitmask ANDNP with shuffles.
if (VT.isVector() && (VT.getScalarSizeInBits() % 8) == 0) {
SDValue Op(N, 0);
- SmallVector<int, 1> NonceMask; // Just a placeholder.
- NonceMask.push_back(0);
- if (combineX86ShufflesRecursively({Op}, 0, Op, NonceMask, {},
- /*Depth*/ 1, /*HasVarMask*/ false, DAG,
- DCI, Subtarget))
+ if (combineX86ShufflesRecursively({Op}, 0, Op, {0}, {}, /*Depth*/ 1,
+ /*HasVarMask*/ false, DAG, DCI,
+ Subtarget))
return SDValue(); // This routine will use CombineTo to replace N.
}
OpenPOWER on IntegriCloud