summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/X86TargetTransformInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [X86] Improve the type checking in isLegalMaskedLoad and isLegalMaskedGather.Craig Topper2019-03-081-11/+31
* Temporarily Revert "[X86][SLP] Enable SLP vectorization for 128-bit horizonta...Eric Christopher2019-02-201-7/+0
* [X86] Don't consider functions ABI compatible for ArgumentPromotion pass if t...Craig Topper2019-02-191-0/+16
* [X86] Filter out tuning feature flags and a few ISA feature flags when checki...Craig Topper2019-02-191-4/+3
* [X86][SLP] Enable SLP vectorization for 128-bit horizontal X86 instructions (...Anton Afanasyev2019-02-131-0/+7
* [CodeGen][X86] Expand UADDSAT to NOT+UMIN+ADDNikita Popov2019-01-281-0/+7
* [TTI] Add generic SADDO/SSUBO costsSimon Pilgrim2019-01-241-0/+10
* [TTI] Add generic UADDO/USUBO costsSimon Pilgrim2019-01-241-3/+14
* [CostModel][X86] Add ICMP Predicate specific costsSimon Pilgrim2019-01-221-8/+49
* [CostModel][X86] Add explicit vector select costsSimon Pilgrim2019-01-201-0/+41
* [CostModel][X86] Add explicit fcmp costs for pre-SSE42 targetsSimon Pilgrim2019-01-201-0/+11
* [TTI][X86] Reordered getCmpSelInstrCost cost tables in descending ISA order. ...Simon Pilgrim2019-01-201-24/+24
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* Reapply "[CodeGen][X86] Expand USUBSAT to UMAX+SUB, also for vectors"Nikita Popov2019-01-151-0/+7
* Revert "[CodeGen][X86] Expand USUBSAT to UMAX+SUB, also for vectors"Nikita Popov2019-01-141-7/+0
* [CodeGen][X86] Expand USUBSAT to UMAX+SUB, also for vectorsNikita Popov2019-01-141-0/+7
* [x86] explicitly set cost of integer add/subSanjay Patel2019-01-061-0/+8
* [CostModel][X86] Fix SSE1 FADD/FSUB costsSimon Pilgrim2019-01-041-0/+12
* [X86] Add ADD/SUB SSAT/USAT vector costs (PR40123)Simon Pilgrim2019-01-031-0/+44
* Re-land r349731 "[CodeGen][ExpandMemcmp] Add an option for allowing overlappi...Clement Courbet2018-12-201-1/+4
* Revert r349731 "[CodeGen][ExpandMemcmp] Add an option for allowing overlappin...Clement Courbet2018-12-201-4/+1
* [CodeGen][ExpandMemcmp] Add an option for allowing overlapping loads.Clement Courbet2018-12-201-1/+4
* [SelectionDAG] Initial support for FSHL/FSHR funnel shift opcodes (PR39467)Simon Pilgrim2018-12-051-7/+7
* [X86] Make X86TTIImpl::getCastInstrCost properly handle the case where AVX512...Craig Topper2018-11-281-23/+25
* [X86] Add some cost model entries for sext/zext for avx512bwCraig Topper2018-11-281-0/+27
* [X86][CostModel] Don't lookup intrinsic cost tables if the intrinsic isn't on...Craig Topper2018-11-191-60/+64
* [CostModel] Add generic expansion funnel shift cost supportSimon Pilgrim2018-11-141-13/+11
* [CostModel][X86] Fix constant vector XOP rights shiftsSimon Pilgrim2018-11-131-2/+11
* Fix comment for XOP rotates. NFCI.Simon Pilgrim2018-11-131-1/+1
* [CostModel][X86] Add funnel shift rotation special case costsSimon Pilgrim2018-11-121-1/+82
* [CostModel][X86] Add SHLD/SHRD scalar funnel shift costsSimon Pilgrim2018-11-121-2/+11
* [CostModel][X86] SK_ExtractSubvector is cheap if the (legal) subvector is ali...Simon Pilgrim2018-11-121-5/+13
* [CostModel][X86] SK_ExtractSubvector costs must only be tested for vector typ...Simon Pilgrim2018-11-101-1/+1
* [CostModel][X86] SK_ExtractSubvector is free if the subvector is at the start...Simon Pilgrim2018-11-091-181/+187
* [LV] Support vectorization of interleave-groups that require an epilog underDorit Nuzman2018-10-311-10/+18
* [CostModel][X86] Add realistic vXi64 uitofp vXf64 costsSimon Pilgrim2018-10-251-7/+6
* [CostModel][X86] Add realistic i64 uitofp f64 scalar costsSimon Pilgrim2018-10-251-0/+5
* [CostModel][X86] Add vXi8 vector division by constants costs.Simon Pilgrim2018-10-241-0/+16
* [CostModel][X86] Enable non-uniform vector division by constants costs.Simon Pilgrim2018-10-241-26/+62
* [TTI][X86] Treat SK_Transpose shuffles as SK_PermuteTwoSrc - there's no diffe...Simon Pilgrim2018-10-231-0/+4
* recommit 344472 after fixing build failure on ARM and PPC.Dorit Nuzman2018-10-141-6/+17
* revert 344472 due to failures.Dorit Nuzman2018-10-141-17/+6
* [IAI,LV] Add support for vectorizing predicated strided accesses using maskedDorit Nuzman2018-10-141-6/+17
* X86/TargetTransformInfo: Report div/rem constant immediate costs as TCC_FreeMatthias Braun2018-10-111-1/+5
* [X86] Correct the cost of (v4i32 (fptoui (v4f64))) under AVX512F.Craig Topper2018-08-261-0/+1
* Recommit r338204 "[X86] Correct the immediate cost for 'add/sub i64 %x, 0x800...Craig Topper2018-07-301-1/+7
* Revert "[X86] Correct the immediate cost for 'add/sub i64 %x, 0x80000000'."Dean Michael Berris2018-07-301-7/+1
* [X86] Correct the immediate cost for 'add/sub i64 %x, 0x80000000'.Craig Topper2018-07-281-1/+7
* [X86] Use alignTo and divideCeil to make some code more readable. NFCCraig Topper2018-07-281-3/+3
* [CostModel][X86] Add SREM/UREM general and constant costs (PR38056)Simon Pilgrim2018-07-071-3/+31
OpenPOWER on IntegriCloud