summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc
Commit message (Expand)AuthorAgeFilesLines
* CodeGen: Introduce a class for registersMatt Arsenault2019-06-242-2/+2
* Revert CMake: Make most target symbols hidden by defaultTom Stellard2019-06-116-6/+6
* CMake: Make most target symbols hidden by defaultTom Stellard2019-06-106-6/+6
* [TargetMachine] error message unsupported code modelSjoerd Meijer2019-05-221-2/+2
* [Sparc] Create a TargetInfo header. NFCRichard Trieu2019-05-158-12/+28
* [Sparc] Move InstPrinter files to MCTargetDesc. NFCRichard Trieu2019-05-1111-34/+9
* [AsmPrinter] refactor to support %c w/ GlobalAddress'Nick Desaulniers2019-04-261-1/+1
* [SPARC] Use the correct register set for the "r" asm constraint.Joerg Sonnenberger2019-04-231-0/+2
* [Sparc] Fix typo. NFC.Jim Lin2019-04-151-2/+2
* Include what's used in a few cpp files - these were getting transitiveEric Christopher2019-04-121-0/+1
* [AsmPrinter] refactor to remove remove AsmVariant. NFCNick Desaulniers2019-04-101-7/+4
* [Sparc] Fix incorrect MI insertion position for spilling f128.Jim Lin2019-04-101-2/+2
* Use bitset for assembler predicatesStanislav Mekhanoshin2019-03-112-4/+6
* Implementation of asm-goto support in LLVMCraig Topper2019-02-081-2/+3
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-1956-224/+168
* [Sparc] Always use the version of computeKnownBits that returns a value. NFCI.Simon Pilgrim2018-12-211-2/+2
* [Sparc] Add membar assembler tagsDaniel Cederman2018-12-134-1/+91
* [Sparc] Use float register for integer constrained with "f" in inline asmDaniel Cederman2018-12-131-8/+8
* [Targets] Add errors for tiny and kernel codemodel on targets that don't supp...David Green2018-12-071-9/+14
* [TargetRegisterInfo] Remove temporary hook enableMultipleCopyHints()Jonas Paulsson2018-10-051-2/+0
* [Sparc] EXPENSIVE_CHECKS now passes all machine verifier errors (PR27461)Simon Pilgrim2018-09-271-4/+0
* [Sparc] Remove the support for builtin setjmp/longjmpDaniel Cederman2018-09-273-270/+0
* [Sparc] Add unimp aliasDaniel Cederman2018-09-271-0/+3
* [Sparc] Add support for the partial write PSR instructionDaniel Cederman2018-09-275-1/+26
* [Sparc] Move SparcTargetStreamer.h to the MC Desc, where the implementation i...Benjamin Kramer2018-09-102-4/+3
* [Target] Untangle disassemblersBenjamin Kramer2018-09-102-4/+2
* [Sparc] allow tls_add/tls_call syntax in assembler parserDaniel Cederman2018-09-032-2/+2
* [Sparc] Use ANDN instead of AND if constant can be encoded more efficientlyDaniel Cederman2018-08-301-0/+18
* [Sparc] Avoid writing outside array in applyFixupDaniel Cederman2018-08-271-3/+17
* [Sparc] Add support for the cycle counter available in GR740Daniel Cederman2018-08-276-2/+25
* [Sparc] Custom bitcast between f64 and v2i32Daniel Cederman2018-08-272-6/+49
* [Sparc] Get sret arg size from CallLoweringInfo.getArgs()Daniel Cederman2018-08-172-47/+6
* [Sparc] Flush register windows for @llvm.returnaddress(1)Daniel Cederman2018-08-171-11/+6
* Revert "[Sparc] Add support for the cycle counter available in GR740"Daniel Cederman2018-08-135-21/+2
* [Sparc] Add support for the cycle counter available in GR740Daniel Cederman2018-08-135-2/+21
* Remove trailing spaceFangrui Song2018-07-307-17/+17
* Revert "[Sparc] Use the IntPair reg class for r constraints with value type f64"Daniel Cederman2018-07-181-1/+1
* [Sparc] Use the IntPair reg class for r constraints with value type f64Daniel Cederman2018-07-181-1/+1
* [Sparc] Do not depend on icc for ta 1Daniel Cederman2018-07-171-2/+2
* [Sparc] Use the correct encoding for ta 3Daniel Cederman2018-07-161-1/+1
* [Sparc] Use the names .rem and .urem instead of __modsi3 and __umodsi3Daniel Cederman2018-07-161-0/+3
* [Sparc] Generate ta 1 for the @llvm.debugtrap intrinsicDaniel Cederman2018-07-162-0/+4
* [Sparc] Add support for 13-bit PICDaniel Cederman2018-06-117-7/+49
* [MC] Pass MCSubtargetInfo to fixupNeedsRelaxation and applyFixupPeter Smith2018-06-061-2/+4
* Set ADDE/ADDC/SUBE/SUBC to expand by defaultAmaury Sechet2018-06-011-0/+5
* [Sparc] Treat %fxx registers with value type Other as single precisionDaniel Cederman2018-05-301-1/+1
* [Sparc] Select correct register class for FP register constraintsDaniel Cederman2018-05-301-0/+16
* [Sparc] Add .uahalf and .uaword directivesDaniel Cederman2018-05-281-0/+2
* [Sparc] Use addAliasForDirective to support data directivesAlex Bradbury2018-05-231-38/+6
* [Sparc] Add mnemonic aliases for flush, stb, stba, sth, and sthaDaniel Cederman2018-05-231-0/+13
OpenPOWER on IntegriCloud