summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc
diff options
context:
space:
mode:
authorDaniel Cederman <cederman@gaisler.com>2018-07-17 05:49:33 +0000
committerDaniel Cederman <cederman@gaisler.com>2018-07-17 05:49:33 +0000
commitc812dcc3dbc1ae59c2229dff0e788712852b0096 (patch)
tree8c42a8ecc0c322b745cb0758b9d50e545cfaed76 /llvm/lib/Target/Sparc
parent81d0dbda79f8db7f64dc3c34ac544adac45f358c (diff)
downloadbcm5719-llvm-c812dcc3dbc1ae59c2229dff0e788712852b0096.tar.gz
bcm5719-llvm-c812dcc3dbc1ae59c2229dff0e788712852b0096.zip
[Sparc] Do not depend on icc for ta 1
The ta instruction will always trap, regardless of the value of the integer condition codes. TRAPri is marked as using icc, so we cannot use a pattern for TRAPri to implement ta 1, as verify-machineinstrs can complain that icc is not defined. Instead we implement ta 1 the same way as ta 5. llvm-svn: 337236
Diffstat (limited to 'llvm/lib/Target/Sparc')
-rw-r--r--llvm/lib/Target/Sparc/SparcInstrInfo.td4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/Sparc/SparcInstrInfo.td b/llvm/lib/Target/Sparc/SparcInstrInfo.td
index 9dee18f2563..5b7fb3c485e 100644
--- a/llvm/lib/Target/Sparc/SparcInstrInfo.td
+++ b/llvm/lib/Target/Sparc/SparcInstrInfo.td
@@ -1009,8 +1009,8 @@ let DecoderNamespace = "SparcV9", DecoderMethod = "DecodeTRAP", Predicates = [Ha
let isBarrier = 1, isTerminator = 1, rd = 0b01000, rs1 = 0, simm13 = 5 in
def TA5 : F3_2<0b10, 0b111010, (outs), (ins), "ta 5", [(trap)]>;
-def : Pat<(debugtrap),
- (TRAPri (i32 G0), (i32 1), (i32 8))>;
+let hasSideEffects = 1, rd = 0b01000, rs1 = 0, simm13 = 1 in
+ def TA1 : F3_2<0b10, 0b111010, (outs), (ins), "ta 1", [(debugtrap)]>;
// Section B.28 - Read State Register Instructions
let rs2 = 0 in
OpenPOWER on IntegriCloud