summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
Commit message (Expand)AuthorAgeFilesLines
* CMake: Make most target symbols hidden by defaultTom Stellard2020-01-141-1/+1
* [Disassembler] Delete the VStream parameter of MCDisassembler::getInstruction()Fangrui Song2020-01-111-2/+0
* [RISCV] Rename FPRs and use Register arithmeticLuis Marques2019-09-271-54/+12
* [RISCV] Remove fix introduced by r369573, superseded by r369580Luis Marques2019-08-211-3/+0
* [RISCV] Fix use of side-effects in asserts in decoder functionsLuis Marques2019-08-211-6/+9
* Fix -Werror=unused-variable error after r369528.Richard Smith2019-08-211-0/+3
* [RISCV] Add support for RVC HINT instructionsLuis Marques2019-08-211-0/+69
* [RISCV] Convert registers from unsigned to RegisterLuis Marques2019-08-161-9/+10
* Revert CMake: Make most target symbols hidden by defaultTom Stellard2019-06-111-1/+1
* CMake: Make most target symbols hidden by defaultTom Stellard2019-06-101-1/+1
* [RISCV] Create a TargetInfo header. NFCRichard Trieu2019-05-151-0/+1
* [RISCV] Add basic RV32E definitions and MC layer supportAlex Bradbury2019-03-221-1/+7
* [RISCV] Replace incorrect use of sizeof with array_lengthofAlex Bradbury2019-03-131-3/+3
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [RISCV] Support named operands for CSR instructions.Ana Pazos2018-10-041-1/+1
* [RISCV] Fix decoding of invalid instruction with C extension enabled.Ana Pazos2018-09-131-0/+18
* [RISCV] Fix crash in decoding instruction with unknown floating point roundin...Ana Pazos2018-09-071-0/+12
* [RISCV] Fix AddressSanitizer heap-buffer-overflow in disassemblingAna Pazos2018-09-071-0/+8
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-3/+4
* [RISCV] Implement c.lui immediate operand constraintShiva Chen2018-02-221-0/+11
* [RISCV][NFC] Update RISCVInstrInfoC.td to match usual instruction naming conv...Alex Bradbury2017-12-131-6/+8
* [RISCV] MC layer support for the remaining RVC instructionsAlex Bradbury2017-12-131-14/+66
* [RISCV] MC layer support for load/store instructions of the C (compressed) ex...Alex Bradbury2017-12-071-13/+49
* [RISCV] MC layer support for the standard RV32D instruction set extensionAlex Bradbury2017-12-071-0/+25
* [RISCV] MC layer support for the standard RV32F instruction set extensionAlex Bradbury2017-12-071-0/+25
* [RISCV][NFC] Remove unnecessary {} around single statement if blockAlex Bradbury2017-11-211-2/+1
* [RISCV] Prepare for the use of variable-sized register classesAlex Bradbury2017-10-191-8/+8
* [RISCV] Add support for disassemblyAlex Bradbury2017-09-171-0/+135
OpenPOWER on IntegriCloud