summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/R600/SIInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* R600 -> AMDGPU renameTom Stellard2015-06-131-3327/+0
* R600/SI: Move flat instruction defs to CIInstructions.tdTom Stellard2015-06-111-108/+0
* R600: Switch to using generic min / max nodes.Matt Arsenault2015-06-091-4/+4
* R600/SI: Add assembler support for all CI and VI VOP2 instructionsTom Stellard2015-05-261-0/+8
* R600/SI: Remove some unnecessary patterns from VINTRP multiclassTom Stellard2015-05-251-3/+5
* R600/SI: Fix bug with v_interp_p1_f32 instructions on 16 bank lds chipsTom Stellard2015-05-251-3/+20
* R600/SI: Use NAME rather than opName as the key to the MCOpcode tablesTom Stellard2015-05-251-3/+3
* R600/SI: Fix bug in VGPR spillingTom Stellard2015-05-121-2/+2
* R600/SI: Update tablegen defs to avoid restoring spilled sgprs to m0Tom Stellard2015-05-121-1/+4
* R600/SI: Remove explicit m0 operand from DS instructionsTom Stellard2015-05-121-48/+48
* R600/SI: Remove explicit m0 operand from v_interp instructionsTom Stellard2015-05-121-30/+17
* R600/SI: Remove explicit m0 operand from s_sendmsgTom Stellard2015-05-121-7/+5
* R600/SI: Add VCC as an implict def of SI_KILLTom Stellard2015-05-011-3/+6
* R600/RegisterCoalescer: Enable more rematerialization/add missing testcaseMatthias Braun2015-04-241-2/+2
* R600/SI: v_mov_fed_b32 does not exist on VITom Stellard2015-04-231-1/+1
* R600/SI: Initial support for assembler and inline assemblyTom Stellard2015-04-081-12/+3
* R600/SI: Add missing SOPK instructionsTom Stellard2015-04-081-9/+19
* R600/SI: Select V_BFE_U32 for and+shift with a non-literal offsetMarek Olsak2015-03-241-0/+2
* R600/SI: Improve BFM supportMarek Olsak2015-03-241-3/+19
* R600/SI: Use V_FRACT_F64 for faster 64-bit floor on SIMarek Olsak2015-03-241-0/+51
* R600/SI: Expand fract to floor, then only select V_FRACT on CIMarek Olsak2015-03-241-0/+22
* R600/SI: Only use one range of isCommutable for comparesMatt Arsenault2015-03-231-38/+2
* R600/SI: Remove redundant unsetting of hasSideEffectsMatt Arsenault2015-03-231-2/+0
* R600/SI: Move hasSideEffects setting into VOPCX classesMatt Arsenault2015-03-231-23/+17
* R600/SI: Allow commuting comparesMatt Arsenault2015-03-231-61/+77
* R600/SI: Use right class for cmpsx f64 instructionsMatt Arsenault2015-03-231-20/+20
* [Tablegen] Attempt to add support for patterns containing nodes with multiple...Craig Topper2015-03-201-6/+6
* R600/SI: Remove _e32 and _e64 suffixes from mnemonicsTom Stellard2015-03-121-1/+1
* R600/SI: Re-order MUBUF operands to match asm strings.Tom Stellard2015-03-101-8/+8
* R600/SI: Add 32-bit encoding of v_cndmask_b32Tom Stellard2015-03-101-6/+15
* R600/SI: Move gds operand to the end of operand listTom Stellard2015-03-091-9/+9
* R600/SI: Refactor DS instruction defsTom Stellard2015-03-091-19/+29
* R600/SI: Fix DS definitions and add missing instructionsTom Stellard2015-03-091-42/+79
* R600/SI: Fix opcode for ds_read2_b64 and ds_read2st64_b64Tom Stellard2015-03-091-2/+2
* R600/SI: Add an intrinsic for S_FLBIT_I32 / V_FFBH_I32Marek Olsak2015-03-041-1/+3
* R600/SI: Add missing mubuf instructionsTom Stellard2015-02-271-8/+24
* R600/SI: Consistently put soffset before the offset operand for mubuf instruc...Tom Stellard2015-02-271-3/+3
* R600/SI: Add slc, glc, and tfe to non-atomic _ADDR64 instructionsTom Stellard2015-02-271-2/+3
* R600/SI: Fix mad*k definitionsMatt Arsenault2015-02-211-2/+2
* R600/SI: Remove v_sub_f64 pseudoMatt Arsenault2015-02-201-11/+0
* R600: Use new fmad node.Matt Arsenault2015-02-201-3/+0
* R600/SI: Fix READLANE and WRITELANE lane select for VIMarek Olsak2015-02-181-4/+4
* R600/SI: Add missing VOP1 instructionsTom Stellard2015-02-181-5/+15
* R600/SI: Add missing VOP2 instructionsTom Stellard2015-02-181-2/+9
* R600/SI: Add definition for S_CBRANCH_G_FORKTom Stellard2015-02-181-1/+7
* R600/SI: Add missing SOP1 instructionsTom Stellard2015-02-181-12/+12
* R600/SI: Fix not setting clamp / omod for v_cndmask_b32_e64Matt Arsenault2015-02-181-1/+1
* R600/SI: Add missing offset operand to buffer bothenMatt Arsenault2015-02-181-2/+2
* R600/SI: Implement correct f64 fdivMatt Arsenault2015-02-141-10/+7
* R600/SI: Fix implicit vcc operand to v_div_fmas_*Matt Arsenault2015-02-141-3/+16
OpenPOWER on IntegriCloud