index
:
bcm5719-llvm
meklort-10.0.0
meklort-10.0.1
ortega-7.0.1
Project Ortega BCM5719 LLVM
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
llvm
/
lib
/
Target
/
R600
/
Processors.td
Commit message (
Expand
)
Author
Age
Files
Lines
*
R600 -> AMDGPU rename
Tom Stellard
2015-06-13
1
-137
/
+0
*
R600/SI: Fix bug with v_interp_p1_f32 instructions on 16 bank lds chips
Tom Stellard
2015-05-25
1
-5
/
+12
*
R600/SI: Limit SGPRs to 80 on Tonga and Iceland
Marek Olsak
2015-03-09
1
-2
/
+6
*
R600/SI: Add subtarget feature for if f32 fma is fast
Matt Arsenault
2015-01-29
1
-3
/
+9
*
R600/SI: Fix tonga's basic scheduling model
Matt Arsenault
2015-01-29
1
-1
/
+1
*
R600/SI: Define a schedule model
Tom Stellard
2015-01-14
1
-14
/
+18
*
R600/SI: Add VI instructions
Marek Olsak
2014-12-07
1
-0
/
+6
*
R600/SI: Add processor type for Mullins.
Tom Stellard
2014-05-02
1
-0
/
+2
*
R600: Recommit 199842: Add work-around for the CF stack entry HW bug
Tom Stellard
2014-01-23
1
-6
/
+8
*
Revert "R600: Add work-around for the CF stack entry HW bug"
Tom Stellard
2014-01-22
1
-8
/
+6
*
R600: Add work-around for the CF stack entry HW bug
Tom Stellard
2014-01-22
1
-6
/
+8
*
R600: Add wavefront size property to the subtargets v2
Tom Stellard
2014-01-22
1
-11
/
+15
*
R600: Re-format Processors.td
Tom Stellard
2013-12-11
1
-0
/
+48
*
R600/SI: Add processor type for Hawaii
Tom Stellard
2013-11-14
1
-0
/
+1
*
R600/SI: Add compute support for CI v2
Tom Stellard
2013-10-29
1
-3
/
+3
*
Add a newline.
Chad Rosier
2013-07-01
1
-1
/
+1
*
R600/SI: Add processor types for each CIK variant
Tom Stellard
2013-06-28
1
-0
/
+3
*
R600: Rework subtarget info and remove AMDILDevice classes
Tom Stellard
2013-06-07
1
-22
/
+22
*
R600: Fix the fetch limits for R600 generation GPUs
Tom Stellard
2013-06-07
1
-16
/
+18
*
R600/SI: Add processor type for Hainan asic
Tom Stellard
2013-05-14
1
-0
/
+1
*
R600: Clean up comments in Processors.td
Tom Stellard
2013-05-03
1
-5
/
+1
*
R600: Rework Scheduling to handle difference between VLIW4 and VLIW5 chips
Vincent Lejeune
2013-04-30
1
-16
/
+16
*
R600: Add FetchInst bit to instruction defs to denote vertex/tex instructions
Vincent Lejeune
2013-04-30
1
-17
/
+32
*
R600: Add some new processor variants
Vincent Lejeune
2013-04-30
1
-0
/
+2
*
R600: Add RV670 processor
Tom Stellard
2013-04-05
1
-0
/
+1
*
R600/SI: Add processor types for each SI variant
Tom Stellard
2013-04-05
1
-2
/
+5
*
R600: Add an explicit default processor
Tom Stellard
2013-02-07
1
-0
/
+1
*
Add R600 backend
Tom Stellard
2012-12-11
1
-0
/
+29