summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* [Hexagon] Legalize vector elements to i32 in buildVector32/64Krzysztof Parzyszek2017-12-201-15/+22
* [Hexagon] Adjust the value type for BCvt in LowerFormalArgumentsKrzysztof Parzyszek2017-12-201-2/+8
* i[Hexagon] ANY_EXTEND_VECTOR_INREG should be Custom, not Legal in r321004Krzysztof Parzyszek2017-12-181-1/+2
* [Hexagon] Generate HVX code for vector sign-, zero- and any-extendsKrzysztof Parzyszek2017-12-181-0/+5
* [Hexagon] Prefer to widen HVX vectors instead of promotingKrzysztof Parzyszek2017-12-181-0/+12
* MachineFunction: Return reference from getFunction(); NFCMatthias Braun2017-12-151-4/+4
* TLI: Allow using PSV for intrinsic mem operandsMatt Arsenault2017-12-141-0/+1
* DAG: Expose all MMO flags in getTgtMemIntrinsicMatt Arsenault2017-12-141-3/+3
* [Hexagon] Generate HVX code for comparisons and selectsKrzysztof Parzyszek2017-12-141-3/+14
* [Hexagon] Remove vectors of i64 from valid HVX typesKrzysztof Parzyszek2017-12-141-39/+20
* [Hexagon] Add support for Hexagon V65Krzysztof Parzyszek2017-12-111-0/+38
* [Hexagon] Generate HVX code for basic arithmetic operationsKrzysztof Parzyszek2017-12-071-2/+14
* [Hexagon] Generate HVX code for vector construction and accessKrzysztof Parzyszek2017-12-061-215/+98
* [Hexagon] Remove HexagonISD::PACKHLKrzysztof Parzyszek2017-11-291-1/+0
* [Hexagon] Create helpers extractVector and insertVector in loweringKrzysztof Parzyszek2017-11-291-135/+123
* [Hexagon] Make sure to zero-extend bytes before building a vectorKrzysztof Parzyszek2017-11-281-10/+12
* [Hexagon] Implement HexagonSubtarget::isHVXVectorTypeKrzysztof Parzyszek2017-11-271-27/+4
* [Hexagon] Implement buildVector32 and buildVector64 as utility functionsKrzysztof Parzyszek2017-11-221-133/+141
* [Hexagon] Remove trailing spaces, NFCKrzysztof Parzyszek2017-11-221-1/+1
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-1/+1
* [Hexagon] Return the correct chain edge for i1 function callsKrzysztof Parzyszek2017-10-231-1/+2
* [Hexagon] Report error instead of crashing on wrong inline-asm constraintsKrzysztof Parzyszek2017-10-201-13/+14
* [Hexagon] Reorganize and update instruction patternsKrzysztof Parzyszek2017-10-201-0/+9
* [Hexagon] New HVX target features.Sumanth Gundapaneni2017-10-181-33/+33
* [Hexagon] Update Hexagon ArchEnum and sync some downstream changes(NFC)Sumanth Gundapaneni2017-10-181-38/+24
* Remove unused variables. No functionality change.Benjamin Kramer2017-10-081-1/+0
* [Hexagon] Patch to Extract i1 element from vector of i1Ron Lieberman2017-10-021-1/+7
* [Hexagon] Switch to parameterized register classes for HVXKrzysztof Parzyszek2017-09-151-34/+33
* [Hexagon] Convert HVX vector constants of i1 to i8Krzysztof Parzyszek2017-08-011-0/+36
* TargetLowering: Change isShuffleMaskLegal's mask argument type to ArrayRef<in...Zvi Rackover2017-07-261-2/+2
* [Hexagon] Add inline-asm constraint 'a' for modifier register classKrzysztof Parzyszek2017-07-211-2/+10
* [SystemZ, LoopStrengthReduce]Jonas Paulsson2017-07-211-1/+1
* [Hexagon] Remove custom lowering of loads of v4i16Krzysztof Parzyszek2017-07-171-82/+1
* [Hexagon] Replace ISD opcode VPACK with VPACKE/VPACKO, NFCKrzysztof Parzyszek2017-07-141-11/+9
* [Hexagon] Use VSPLAT instead of COMBINE for vectors of type v2i32, NFCKrzysztof Parzyszek2017-07-131-23/+21
* [Hexagon] Do not rely on callee-saved info in hasFPKrzysztof Parzyszek2017-07-111-2/+7
* [Hexagon] Convert typed ISD opcodes to generic ones, NFCKrzysztof Parzyszek2017-07-101-19/+13
* [Hexagon] Remove unused ISD opcodes, NFCKrzysztof Parzyszek2017-07-101-15/+0
* [Hexagon] Implement frame pointer elimination with -fomit-frame-pointerKrzysztof Parzyszek2017-06-301-41/+36
* Sort the remaining #include lines in include/... and lib/....Chandler Carruth2017-06-061-2/+2
* [Hexagon] Improve code generation for 32x32-bit multiplicationKrzysztof Parzyszek2017-05-301-5/+1
* [SelectionDAG] Set ISD::FPOWI to Expand by defaultCraig Topper2017-05-301-1/+1
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-2/+1
* [Hexagon] Add extenders for GD_PLT_B22_PCREL and LD_PLT_B22_PCRELKrzysztof Parzyszek2017-05-021-1/+6
* DAG: Make mayBeEmittedAsTailCall parameter constMatt Arsenault2017-04-181-1/+1
* [Hexagon] Implement HexagonTargetLowering::CanLowerReturnKrzysztof Parzyszek2017-04-131-12/+13
* [Hexagon] Fix "LowerFormalArguments emitted a value with the wrong type!" ass...Krzysztof Parzyszek2017-04-131-1/+1
* [Hexagon] Properly handle 'q' constraint in 128-byte vector modeKrzysztof Parzyszek2017-03-021-22/+10
* [Hexagon] Fix lowering of formal arguments of type i1Krzysztof Parzyszek2017-03-011-3/+20
* [Hexagon] Patterns for CTPOP, BSWAP and BITREVERSEKrzysztof Parzyszek2017-02-231-15/+7
OpenPOWER on IntegriCloud