summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-141-8/+14
* Reverting, broke some bots. Need further investigation.Diogo Sampaio2020-01-101-14/+8
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-101-8/+14
* [ARM][THUMB2] Allow emitting T3 types of add and subDiogo Sampaio2019-12-301-42/+33
* ARM: allow rewriting frame indexes for all prefetch variants.Tim Northover2019-11-141-0/+14
* Use MCRegister in copyPhysRegMatt Arsenault2019-11-111-2/+2
* [ARM][Thumb2InstrInfo] Fix default `0` opcode when rewriting frame indicesDavid Tellenbach2019-10-281-9/+3
* [ARM] Add a register class for GPR pairs without SP and use it. NFCIMikhail Maltsev2019-10-161-3/+2
* [ARM] Correct register for narrowing and widening MVE loads and stores.David Green2019-08-161-4/+21
* Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVMDaniel Sanders2019-08-151-1/+1
* Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders2019-08-011-3/+3
* [ARM] Add MVE vector load/store instructions.Simon Tatham2019-06-251-4/+10
* [ARM] MVE VPT Block PassSjoerd Meijer2019-06-141-0/+25
* [ARM] Fix unused-variable warning in rL363039.Simon Tatham2019-06-111-0/+1
* [ARM] Add the non-MVE instructions in Arm v8.1-M.Simon Tatham2019-06-111-2/+9
* Revert rL362953 and its followup rL362955.Simon Tatham2019-06-101-2/+2
* [ARM] Add the non-MVE instructions in Arm v8.1-M.Simon Tatham2019-06-101-2/+2
* [ARM] additionally check for ARM::INLINEASM_BR w/ ARM::INLINEASMNick Desaulniers2019-05-241-1/+1
* [ARM] Fix FP16 stack loads/stores for Thumb2 with frame pointerOliver Stannard2019-03-011-2/+2
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* [ARM] Enable spilling of the hGPR register class in Thumb2Petr Pavlu2018-11-081-6/+2
* ARM: fix Thumb2 CodeGen for ldrex with folded frame-index.Tim Northover2018-09-071-0/+5
* [DebugInfo] Examine all uses of isDebugValue() for debug instructions.Shiva Chen2018-05-091-2/+2
* ARM: Don't rewrite add reg, $sp, 0 -> mov reg, $sp if the add defines CPSR.Peter Collingbourne2018-02-271-1/+2
* [Thumb] Handle addressing mode AddrMode5FP16Sjoerd Meijer2018-02-131-0/+14
* Fix a bunch more layering of CodeGen headers that are in TargetDavid Blaikie2017-11-171-2/+2
* [CodeGen] Fix some Clang-tidy modernize-use-using and Include What You Use wa...Eugene Zelenko2017-06-061-6/+14
* Re-commit r301040 "X86: Don't emit zero-byte functions on Windows"Hans Wennborg2017-04-211-2/+2
* Revert r301040 "X86: Don't emit zero-byte functions on Windows"Hans Wennborg2017-04-211-2/+2
* X86: Don't emit zero-byte functions on WindowsHans Wennborg2017-04-211-2/+2
* [ARM] Use helpers for adding pred / CC operands. NFCDiana Picus2017-01-201-8/+10
* [ARM] CodeGen: Remove AddDefaultCC. NFC.Diana Picus2017-01-131-1/+1
* [ARM] CodeGen: Remove AddDefaultPred. NFC.Diana Picus2017-01-131-20/+31
* MachineFunction: Return reference for getFrameInfo(); NFCMatthias Braun2016-07-281-2/+2
* Don't pass Reloc::Model to places that already have it. NFC.Rafael Espindola2016-06-281-6/+6
* Pass DebugLoc and SDLoc by const ref.Benjamin Kramer2016-06-121-7/+9
* [Thumb] A branch is not part of an IT blockJames Molloy2016-06-091-1/+1
* ARM: Do not attempt to modify register class of physregs.Matthias Braun2016-05-311-4/+9
* CodeGen: TII: Take MachineInstr& in predicate API, NFCDuncan P. N. Exon Smith2016-02-231-6/+6
* PseudoSourceValue: Replace global manager with a manager in a machine function.Alex Lorenz2015-08-111-10/+6
* MC: Modernize MCOperand API naming. NFC.Jim Grosbach2015-05-131-3/+3
* [ARM] Do not generate invalid encoding for stack adjust, even if this is justQuentin Colombet2015-04-301-2/+7
* Remove the need to cache the subtarget in the ARM TargetRegisterInfoEric Christopher2015-03-121-2/+1
* Fix handling of negative offsets for AddrModeT2_i8s4 in rewriteT2FrameIndex.Bob Wilson2015-02-241-5/+2
* Fix incorrect immediate size for AddrModeT2_i8s4 in rewriteT2FrameIndex.Bob Wilson2015-02-231-1/+1
* [ARM] In dynamic-no-pic mode, ARM's post-RA pseudo expansion was incorrectlyAkira Hatanaka2014-08-021-3/+3
* [stack protector] Fix a potential security bug in stack protector where theAkira Hatanaka2014-07-251-0/+9
* Prune includes in ARM target.Craig Topper2014-03-221-1/+0
* ARM: remove unnecessary state-tracking during frame lowering.Tim Northover2013-11-041-0/+7
* Add hint disassembly syntax for 16-bit Thumb hint instructions.Richard Barton2013-10-181-1/+2
OpenPOWER on IntegriCloud