summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
Commit message (Expand)AuthorAgeFilesLines
* Add support for NEON VLD3-dup instructions.Bob Wilson2010-11-301-0/+13
* Add support for NEON VLD3-dup instructions.Bob Wilson2010-11-291-0/+13
* Add support for NEON VLD2-dup instructions.Bob Wilson2010-11-281-0/+13
* Add NEON VLD1-dup instructions (load 1 element to all lanes).Bob Wilson2010-11-271-0/+13
* Avoid release build warnings.Benjamin Kramer2010-11-191-2/+2
* Move hasFP() and few related hooks to TargetFrameInfo.Anton Korobeynikov2010-11-181-1/+3
* Encode the multi-load/store instructions with their respective modes ('ia',Bill Wendling2010-11-161-8/+21
* Add conditional move of large immediate.Evan Cheng2010-11-131-3/+7
* Eliminate ARM::MOVi2pieces. Just use MOVi32imm and expand it to either movi+o...Evan Cheng2010-11-121-28/+24
* Add NEON VST1-lane instructions. Partial fix for Radar 8599955.Bob Wilson2010-11-021-3/+16
* Add NEON VLD1-lane instructions. Partial fix for Radar 8599955.Bob Wilson2010-11-011-3/+19
* Convert ARM::MOVi2pieces to a true pseudo-instruction and expand it inJim Grosbach2010-10-291-0/+28
* Switch attribute macros to use 'LLVM_' as a prefix. We retain the old namesChandler Carruth2010-10-231-2/+2
* The return value of this call is not used, so no pointDuncan Sands2010-10-211-8/+7
* Fix backwards conditional.Jim Grosbach2010-10-201-1/+1
* Add dynamic realignment when rematerializing the base register.Jim Grosbach2010-10-201-0/+13
* Add a pre-dispatch SjLj EH hook on the unwind edge for targets to do anyJim Grosbach2010-10-191-2/+38
* Use simple RegState::Define flag instead of getDefRegState(true).Bob Wilson2010-10-151-5/+5
* When expanding the MOVsr[la]_flag pseudos, the CPSR implicit def becomesJim Grosbach2010-10-151-2/+1
* Refactor the MOVsr[al]_flag and RRX pseudo-instructions to really be pseudosJim Grosbach2010-10-141-0/+29
* Change the NEON VDUPfdf and VDUPfqf pseudo-instructions to actually beJim Grosbach2010-10-061-0/+26
* When expanding ARM pseudo registers, copy the existing predicate operandsBob Wilson2010-09-161-9/+29
* Add missing break.Bob Wilson2010-09-161-0/+1
* Change VLDMQ and VSTMQ to be pseudo instructions. They are expanded afterBob Wilson2010-09-161-0/+50
* Avoid warnings.Bob Wilson2010-09-141-2/+3
* Convert some VTBL and VTBX instructions to use pseudo instructions prior toBob Wilson2010-09-131-3/+54
* Switch all the NEON vld-lane and vst-lane instructions over to the newBob Wilson2010-09-131-160/+435
* For double-spaced VLD3/VLD4 instructions, copy the explicit super-register useBob Wilson2010-09-091-5/+9
* Simplify copying over operands from pseudo NEON load/store instructions.Bob Wilson2010-09-091-30/+19
* Clean up a comment.Bob Wilson2010-09-081-2/+2
* Finish converting the rest of the NEON VLD instructions to use pseudo-Bob Wilson2010-09-031-11/+63
* Fill in a missing comment.Bob Wilson2010-09-021-2/+2
* Convert VLD1 and VLD2 instructions to use pseudo-instructions untilBob Wilson2010-09-021-0/+114
* Expand MOVi32imm in ARM mode after regalloc. This providesAnton Korobeynikov2010-08-301-2/+7
* When expanding NEON VST pseudo instructions, if the original super-registerBob Wilson2010-08-301-4/+6
* Use pseudo instructions for VST1 and VST2.Bob Wilson2010-08-281-2/+45
* Use pseudo instructions for VST3.Bob Wilson2010-08-261-25/+54
* Use pseudo instructions for VST1d64Q.Bob Wilson2010-08-261-0/+4
* Start converting NEON load/stores to use pseudo instructions, beginning hereBob Wilson2010-08-251-4/+98
* Reapply r110396, with fixes to appease the Linux buildbot gods.Owen Anderson2010-08-061-1/+1
* Revert r110396 to fix buildbots.Owen Anderson2010-08-061-1/+1
* Don't use PassInfo* as a type identifier for passes. Instead, use the addres...Owen Anderson2010-08-051-1/+1
* prune #includes a little.Chris Lattner2010-07-201-1/+1
* Clean up 80 column violations. No functional change.Jim Grosbach2010-06-021-4/+6
* Switch ARMRegisterInfo.td to use SubRegIndex and eliminate the parallel enumsJakob Stoklund Olesen2010-05-241-4/+4
* Expand VMOVQQ into a pair of VMOVQ.Evan Cheng2010-05-131-0/+27
* Fix some potential issues in the pseudo instruction expansion phase: copy imp...Evan Cheng2010-05-121-35/+61
* Remove a dead fixme.Evan Cheng2010-05-121-1/+0
* Add const qualifiers to CodeGen's use of LLVM IR constructs.Dan Gohman2010-04-151-1/+1
* improve portability to avoid conflicting with std::next in c++'0x.Chris Lattner2009-12-031-1/+1
OpenPOWER on IntegriCloud