summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/SIInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* AMDGPU/GlobalISel: Fix import of integer med3Matt Arsenault2020-01-091-8/+30
* AMDGPU/GlobalISel: Fix add of neg inline constant patternMatt Arsenault2020-01-091-1/+14
* AMDGPU/GlobalISel: Fix readfirstlane pattern importMatt Arsenault2020-01-071-1/+1
* AMDGPU/GlobalISel: Partially fix llvm.amdgcn.kill pattern importMatt Arsenault2020-01-071-4/+4
* AMDGPU: Fix legalizing f16 fpowMatt Arsenault2020-01-061-0/+1
* AMDGPU: Use ImmLeaf for inline immediate predicatesMatt Arsenault2020-01-061-5/+5
* AMDGPU/GlobalISel: Select scalar v2s16 G_BUILD_VECTORMatt Arsenault2020-01-061-18/+23
* DAG: Use TargetConstant for FENCE operandsMatt Arsenault2020-01-021-1/+1
* AMDGPU/GlobalISel: Select llvm.amdgcn.fmad.ftzMatt Arsenault2019-12-301-3/+4
* AMDGPU/GlobalISel: Handle flat/global G_ATOMIC_CMPXCHGMatt Arsenault2019-10-251-0/+11
* AMDGPU: Select basic interp directly from intrinsicsMatt Arsenault2019-10-211-6/+6
* [AMDGPU] Support mov dpp with 64 bit operandsStanislav Mekhanoshin2019-10-151-0/+26
* GlobalISel: Add target pre-isel instructionsMatt Arsenault2019-10-071-0/+10
* AMDGPU/GlobalISel: Select s1 src G_SITOFP/G_UITOFPMatt Arsenault2019-10-011-6/+6
* AMDGPU/GlobalISel: Add support for init.exec intrinsicsMatt Arsenault2019-10-011-19/+11
* Reapply r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Matt Arsenault2019-09-191-6/+6
* Revert r372285 "GlobalISel: Don't materialize immarg arguments to intrinsics"Hans Wennborg2019-09-191-6/+6
* GlobalISel: Don't materialize immarg arguments to intrinsicsMatt Arsenault2019-09-191-6/+6
* AMDGPU/GlobalISel: Select S16->S32 fptointMatt Arsenault2019-09-161-2/+2
* AMDGPU/GlobalISel: Select s32->s16 G_[US]ITOFPMatt Arsenault2019-09-161-2/+2
* AMDGPU/GlobalISel: Fix VALU s16 fnegMatt Arsenault2019-09-161-0/+10
* AMDGPU/GlobalISel: Select G_CTPOPMatt Arsenault2019-09-131-0/+6
* DAG/GlobalISel: Correct type profile of bitcount opsMatt Arsenault2019-09-131-1/+1
* GlobalISel/TableGen: Handle REG_SEQUENCE patternsMatt Arsenault2019-09-101-14/+36
* AMDGPU/GlobalISel: Select G_FABS/G_FNEGMatt Arsenault2019-09-101-48/+82
* AMDGPU: Remove pointless wrapper nodes for init.exec intrinsicsMatt Arsenault2019-09-091-7/+6
* Revert "AMDGPU: Fix iterator error when lowering SI_END_CF"Matt Arsenault2019-08-201-1/+0
* Reapply "AMDGPU: Split block for si_end_cf"Matt Arsenault2019-08-011-0/+1
* [AMDGPU] Add llvm.amdgcn.softwqm intrinsicCarl Ritson2019-07-261-0/+4
* [AMDGPU] use v32f32 for 3 mfma intrinsicsStanislav Mekhanoshin2019-07-121-0/+12
* [AMDGPU] Restrict v_cndmask_b32 abs/neg modifiers to f32Jay Foad2019-07-121-2/+2
* [AMDGPU] gfx908 agpr spillingStanislav Mekhanoshin2019-07-111-2/+45
* [AMDGPU] gfx908 mfma supportStanislav Mekhanoshin2019-07-111-0/+10
* [AMDGPU] Allow abs/neg source modifiers on v_cndmask_b32Jay Foad2019-07-101-7/+8
* AMDGPU: Correct properties for adjcallstack* pseudosMatt Arsenault2019-07-011-0/+4
* AMDGPU: Write LDS objects out as global symbols in code generationNicolai Haehnle2019-06-251-0/+10
* [AMDGPU] gfx1010 core wave32 changesStanislav Mekhanoshin2019-06-201-18/+16
* [AMDGPU] gfx10 wave32 patternsStanislav Mekhanoshin2019-06-181-7/+66
* AMDGPU: Fold readlane from copy of SGPR or immMatt Arsenault2019-06-181-0/+7
* AMDGPU: Be explicit about whether the high-word in SI_PC_ADD_REL_OFFSET is 0Nicolai Haehnle2019-06-161-1/+6
* [AMDGPU] gfx1010 wave32 icmp/fcmp intrinsic changes for wave32Stanislav Mekhanoshin2019-06-131-1/+6
* [AMDGPU] gfx1010 base changes for wave32Stanislav Mekhanoshin2019-06-131-0/+18
* AMDGPU: Assume call pseudos are convergentMatt Arsenault2019-05-211-0/+6
* [AMDGPU] gfx1010: use fmac instructionsStanislav Mekhanoshin2019-05-041-1/+9
* Revert "AMDGPU: Split block for si_end_cf"Mark Searles2019-04-271-1/+0
* [AMDGPU] predicate and feature refactoringStanislav Mekhanoshin2019-04-051-4/+4
* AMDGPU: Split block for si_end_cfMatt Arsenault2019-04-031-0/+1
* [AMDGPU] Pre-allocate WWM registers to reduce VGPR pressure.Neil Henning2019-04-011-0/+7
* AMDGPU: Fix missing scc implicit def on s_andn2_b64_termMatt Arsenault2019-03-271-18/+13
* AMDGPU: wave_barrier is not isBarrierMatt Arsenault2019-03-271-1/+0
OpenPOWER on IntegriCloud