summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/SIInstructions.td
Commit message (Expand)AuthorAgeFilesLines
...
* AMDGPU: Set hasSideEffects 0 on _term instructionsMatt Arsenault2019-03-251-0/+3
* [AMDGPU] Added v5i32 and v5f32 register classesTim Renouf2019-03-221-0/+22
* [AMDGPU] Support for v3i32/v3f32Tim Renouf2019-03-211-0/+21
* [AMDGPU] Asm/disasm v_cndmask_b32_e64 with abs/neg source modifiersTim Renouf2019-03-181-13/+32
* Revert "AMDGPU/NFC: Cleanup subtarget predicates"Konstantin Zhuravlyov2019-02-221-2/+2
* AMDGPU/NFC: Cleanup subtarget predicatesKonstantin Zhuravlyov2019-02-211-2/+2
* AMDGPU: Remove GCN features and predicatesMatt Arsenault2019-02-081-17/+3
* [AMDGPU] Support emitting GOT relocations for function callsScott Linder2019-02-041-15/+5
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* AMDGPU: Add a fast path for icmp.i1(src, false, NE)Marek Olsak2019-01-151-0/+5
* AMDGPU: Add patterns for v4i16/v4f16 -> v4i16/v4f16 bitcastsRhys Perry2018-12-191-0/+2
* [AMDGPU] Restored selection of scalar_to_vector (v2x16)Stanislav Mekhanoshin2018-11-191-9/+9
* AMDGPU: Fix analyzeBranch failing with pseudoterminatorsMatt Arsenault2018-11-161-1/+2
* AMDGPU: Additional pattern for i16 median3 matchingAakanksha Patil2018-11-141-4/+17
* AMDGPU: Adding more median3 patternsAakanksha Patil2018-11-121-3/+4
* AMDGPU: Remove PHI loop condition optimizationNicolai Haehnle2018-10-311-16/+0
* DAG: Change behavior of fminnum/fmaxnum nodesMatt Arsenault2018-10-221-6/+7
* AMDGPU: Add support pattern for SUB of one bitChangpeng Fang2018-10-191-0/+10
* AMDGPU: Add Selection patterns to support add of one bit.Changpeng Fang2018-09-251-0/+12
* [AMDGPU] Divergence driven instruction selection. Part 1.Alexander Timofeev2018-09-211-3/+5
* [AMDGPU] Add instruction selection for i1 to f16 conversionCarl Ritson2018-09-191-0/+10
* AMDGPU: Fix packing undef parts of build_vectorMatt Arsenault2018-08-121-2/+21
* AMDGPU: Use SPseudoInst helperMatt Arsenault2018-08-011-8/+5
* AMDGPU: Reduce code size with fcanonicalize (fneg x)Matt Arsenault2018-07-301-0/+10
* AMDGPU: Fix code size for return_to_epilog pseudoMatt Arsenault2018-07-271-0/+1
* AMDGPU: Separate R600 and GCN TableGen filesTom Stellard2018-06-281-2/+1
* [AMDGPU] Overload llvm.amdgcn.fmad.ftz to support f16Stanislav Mekhanoshin2018-06-281-5/+9
* AMDGPU: Add implicit def of SCC to kill and indirect pseudosNicolai Haehnle2018-06-211-2/+10
* AMDGPU: Fix scalar_to_vector for v4i16/v4f16Matt Arsenault2018-06-201-0/+10
* AMDGPU: Make v4i16/v4f16 legalMatt Arsenault2018-06-151-0/+41
* AMDGPU: Use scalar operations for f16 fabs/fneg patternsMatt Arsenault2018-06-071-7/+7
* AMDGPU: Custom lower v2f16 fneg/fabs with illegal f16Matt Arsenault2018-06-061-0/+5
* AMDGPU: Fix v2f16 fneg/fabs patternMatt Arsenault2018-05-221-0/+5
* AMDGPU: Make v2i16/v2f16 legal on VIMatt Arsenault2018-05-221-5/+15
* AMDGPU: Add Vega12 and Vega20Matt Arsenault2018-04-301-0/+10
* AMDGPU: Consolidate SubtargetPredicate definitionsMatt Arsenault2018-04-261-7/+0
* AMDGPU: Remove deprecated llvm.AMDGPU.kilp intrinsicTom Stellard2018-04-241-5/+0
* [AMDGPU][MC][GFX8][GFX9][DISASSEMBLER] Added "_e32" suffix to 32-bit VINTRP o...Dmitry Preobrazhensky2018-03-161-6/+9
* AMDGPU/GCN: Promote i16 ctpopJan Vesely2018-03-021-0/+4
* AMDGPU: Remove tied operand from si_elseMatt Arsenault2018-02-091-1/+0
* AMDGPU: Select BFI patterns with 64-bit intsMatt Arsenault2018-02-071-1/+2
* AMDGPU: Fix missing SCC def from s_xor_b64_termMatt Arsenault2018-01-311-0/+1
* AMDGPU: Use gfx9 carry-less add/sub instructionsMatt Arsenault2017-11-301-4/+8
* [AMDGPU][MC][GFX8][GFX9] Corrected names of integer v_{add/addc/sub/subrev/su...Dmitry Preobrazhensky2017-11-201-44/+0
* AMDGPU: Replace i64 add/sub loweringMatt Arsenault2017-11-151-2/+20
* AMDGPU: Add new intrinsic llvm.amdgcn.kill(i1)Marek Olsak2017-10-241-10/+40
* AMDGPU: Fix incorrect selection of pseudo-branchesMatt Arsenault2017-10-101-0/+2
* AMDGPU: Remove global isGCN predicatesMatt Arsenault2017-10-031-147/+154
* [AMDGPU] Use v_pk_max_f16 for fcanonicalizeStanislav Mekhanoshin2017-09-061-5/+10
* [AMDGPU] Fixed encoding of v_pk_mul_f16 in fcanonicalizeStanislav Mekhanoshin2017-09-061-1/+1
OpenPOWER on IntegriCloud